diff options
| author | Andrew Waterman <waterman@s141.Millennium.Berkeley.EDU> | 2011-01-18 17:51:52 -0800 |
|---|---|---|
| committer | Andrew Waterman <waterman@s141.Millennium.Berkeley.EDU> | 2011-01-18 17:51:52 -0800 |
| commit | 21ce327f5d60d6805b5d9328b68f7ad2c261a859 (patch) | |
| tree | 22ee7ac3dfb4d00662ff6f0d1f057481efc67772 /riscv/insns/mulhu.h | |
| parent | 5ddec097b858aafe783eb3aff551d00e9c8c8a37 (diff) | |
| download | spike-21ce327f5d60d6805b5d9328b68f7ad2c261a859.zip spike-21ce327f5d60d6805b5d9328b68f7ad2c261a859.tar.gz spike-21ce327f5d60d6805b5d9328b68f7ad2c261a859.tar.bz2 | |
[opcodes, sim, xcc] made *w insns illegal in RV32
now generic variants behave differently in RV32 and RV64.
Diffstat (limited to 'riscv/insns/mulhu.h')
| -rw-r--r-- | riscv/insns/mulhu.h | 6 |
1 files changed, 4 insertions, 2 deletions
diff --git a/riscv/insns/mulhu.h b/riscv/insns/mulhu.h index 17c610d..b6f45dd 100644 --- a/riscv/insns/mulhu.h +++ b/riscv/insns/mulhu.h @@ -1,2 +1,4 @@ -require64; -RD = (uint128_t(RS1) * uint128_t(RS2)) >> 64; +if(xpr64) + RD = (uint128_t(RS1) * uint128_t(RS2)) >> 64; +else + RD = sext32((RS1 * RS2) >> 32); |