aboutsummaryrefslogtreecommitdiff
path: root/riscv/insns/fcvt_d_lu.h
diff options
context:
space:
mode:
authorAnup Patel <anup@brainfault.org>2021-12-14 11:25:55 +0530
committerAnup Patel <anup@brainfault.org>2022-04-20 10:20:10 +0530
commit5a433081f4ce1a49ee83d1a81cf4922e7542a20c (patch)
treec99dfe8db908caf9319c905e5bba388b3206d43a /riscv/insns/fcvt_d_lu.h
parentd5b1a65c0e3a0b6b46eb66d5d0284bf3a6cc1e0c (diff)
downloadspike-5a433081f4ce1a49ee83d1a81cf4922e7542a20c.zip
spike-5a433081f4ce1a49ee83d1a81cf4922e7542a20c.tar.gz
spike-5a433081f4ce1a49ee83d1a81cf4922e7542a20c.tar.bz2
Add PLIC emulation
We need an interrupt controller in Spike which will allow us to emulate more real-world devices such as UART, VirtIO net, VirtIO block, etc. The RISC-V PLIC (or SiFive PLIC) is the commonly used interrupt controller in existing RISC-V platforms so this patch adds PLIC emulation for Spike. Signed-off-by: Anup Patel <anup@brainfault.org>
Diffstat (limited to 'riscv/insns/fcvt_d_lu.h')
0 files changed, 0 insertions, 0 deletions