aboutsummaryrefslogtreecommitdiff
path: root/riscv/dts.cc
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2019-07-11 15:06:20 -0700
committerAndrew Waterman <andrew@sifive.com>2019-07-11 15:06:20 -0700
commit364e9c641257738b3f1ba9f23d9fe0a0ccafce06 (patch)
tree24835b5a2dc45c15ebe3dbc8dcd4e4fad4ca7920 /riscv/dts.cc
parent44d497f1d8660c404449157a3fe126183cda7966 (diff)
downloadspike-364e9c641257738b3f1ba9f23d9fe0a0ccafce06.zip
spike-364e9c641257738b3f1ba9f23d9fe0a0ccafce06.tar.gz
spike-364e9c641257738b3f1ba9f23d9fe0a0ccafce06.tar.bz2
Fix some 32-bit safety issues
Diffstat (limited to 'riscv/dts.cc')
-rw-r--r--riscv/dts.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/riscv/dts.cc b/riscv/dts.cc
index cea33ba..f730293 100644
--- a/riscv/dts.cc
+++ b/riscv/dts.cc
@@ -47,7 +47,7 @@ std::string make_dts(size_t insns_per_rtc_tick, size_t cpu_hz,
" memory@" << m.first << " {\n"
" device_type = \"memory\";\n"
" reg = <0x" << (m.first >> 32) << " 0x" << (m.first & (uint32_t)-1) <<
- " 0x" << (m.second->size() >> 32) << " 0x" << (m.second->size() & (uint32_t)-1) << ">;\n"
+ " 0x" << (m.second->size() >> 16 >> 16) << " 0x" << (m.second->size() & (uint32_t)-1) << ">;\n"
" };\n";
}
s << " soc {\n"