diff options
| author | Andrew Waterman <andrew@sifive.com> | 2018-09-12 23:56:49 -0700 |
|---|---|---|
| committer | Andrew Waterman <andrew@sifive.com> | 2018-09-12 23:56:49 -0700 |
| commit | 6b066667b53fa52e32a6bd193e755e380cc50c09 (patch) | |
| tree | 0661efd7125f9fa2ab94fb66c63ced18c50b4fad /README.md | |
| parent | 8773351f366b2923e9fee1eb677c1503c7a5960a (diff) | |
| download | spike-6b066667b53fa52e32a6bd193e755e380cc50c09.zip spike-6b066667b53fa52e32a6bd193e755e380cc50c09.tar.gz spike-6b066667b53fa52e32a6bd193e755e380cc50c09.tar.bz2 | |
Update README
Diffstat (limited to 'README.md')
| -rw-r--r-- | README.md | 15 |
1 files changed, 6 insertions, 9 deletions
@@ -1,18 +1,15 @@ -RISC-V ISA Simulator -====================== - -Author : Andrew Waterman, Yunsup Lee - -Date : June 19, 2011 - -Version : (under version control) +Spike RISC-V ISA Simulator +============================ About ------------- -The RISC-V ISA Simulator implements a functional model of one or more +Spike, the RISC-V ISA Simulator, implements a functional model of one or more RISC-V processors. +Spike is named after the golden spike used to celebrate the completion of the +US transcontinental railway. + Build Steps --------------- |