diff options
| author | Philipp Tomsich <philipp.tomsich@vrull.eu> | 2023-05-09 23:57:10 +0200 |
|---|---|---|
| committer | Philipp Tomsich <philipp.tomsich@vrull.eu> | 2023-05-09 23:58:47 +0200 |
| commit | b07f893609df80d7bcaee470d041221bdea8c920 (patch) | |
| tree | f6c3d4b4768e0bcf1b82d74cc517722ff826b740 | |
| parent | 8dd8f11510a33ada2c93d9071aecd33615445f5b (diff) | |
| download | spike-b07f893609df80d7bcaee470d041221bdea8c920.zip spike-b07f893609df80d7bcaee470d041221bdea8c920.tar.gz spike-b07f893609df80d7bcaee470d041221bdea8c920.tar.bz2 | |
Zfa: fix missing set_fp_exceptions for fleq/fltq
| -rw-r--r-- | riscv/insns/fleq_d.h | 1 | ||||
| -rw-r--r-- | riscv/insns/fleq_h.h | 1 | ||||
| -rw-r--r-- | riscv/insns/fleq_q.h | 1 | ||||
| -rw-r--r-- | riscv/insns/fleq_s.h | 1 | ||||
| -rw-r--r-- | riscv/insns/fltq_d.h | 1 | ||||
| -rw-r--r-- | riscv/insns/fltq_h.h | 1 | ||||
| -rw-r--r-- | riscv/insns/fltq_q.h | 1 | ||||
| -rw-r--r-- | riscv/insns/fltq_s.h | 1 |
8 files changed, 8 insertions, 0 deletions
diff --git a/riscv/insns/fleq_d.h b/riscv/insns/fleq_d.h index 762e147..5ceb967 100644 --- a/riscv/insns/fleq_d.h +++ b/riscv/insns/fleq_d.h @@ -2,3 +2,4 @@ require_extension('D'); require_extension(EXT_ZFA); require_fp; WRITE_RD(f64_le_quiet(FRS1_D, FRS2_D)); +set_fp_exceptions; diff --git a/riscv/insns/fleq_h.h b/riscv/insns/fleq_h.h index 7e6db59..7e6fd26 100644 --- a/riscv/insns/fleq_h.h +++ b/riscv/insns/fleq_h.h @@ -2,3 +2,4 @@ require_extension(EXT_ZFH); require_extension(EXT_ZFA); require_fp; WRITE_RD(f16_le_quiet(FRS1_H, FRS2_H)); +set_fp_exceptions; diff --git a/riscv/insns/fleq_q.h b/riscv/insns/fleq_q.h index 8533d11..f80a32b 100644 --- a/riscv/insns/fleq_q.h +++ b/riscv/insns/fleq_q.h @@ -2,3 +2,4 @@ require_extension('Q'); require_extension(EXT_ZFA); require_fp; WRITE_RD(f128_le_quiet(f128(FRS1), f128(FRS2))); +set_fp_exceptions; diff --git a/riscv/insns/fleq_s.h b/riscv/insns/fleq_s.h index 8c0a909..e3dc03f 100644 --- a/riscv/insns/fleq_s.h +++ b/riscv/insns/fleq_s.h @@ -2,3 +2,4 @@ require_extension('F'); require_extension(EXT_ZFA); require_fp; WRITE_RD(f32_le_quiet(FRS1_F, FRS2_F)); +set_fp_exceptions; diff --git a/riscv/insns/fltq_d.h b/riscv/insns/fltq_d.h index c7ec9f1..7d116d5 100644 --- a/riscv/insns/fltq_d.h +++ b/riscv/insns/fltq_d.h @@ -2,3 +2,4 @@ require_extension('D'); require_extension(EXT_ZFA); require_fp; WRITE_RD(f64_lt_quiet(FRS1_D, FRS2_D)); +set_fp_exceptions; diff --git a/riscv/insns/fltq_h.h b/riscv/insns/fltq_h.h index 84d880a..177e545 100644 --- a/riscv/insns/fltq_h.h +++ b/riscv/insns/fltq_h.h @@ -2,3 +2,4 @@ require_extension(EXT_ZFH); require_extension(EXT_ZFA); require_fp; WRITE_RD(f16_lt_quiet(FRS1_H, FRS2_H)); +set_fp_exceptions; diff --git a/riscv/insns/fltq_q.h b/riscv/insns/fltq_q.h index a65ca76..208d248 100644 --- a/riscv/insns/fltq_q.h +++ b/riscv/insns/fltq_q.h @@ -2,3 +2,4 @@ require_extension('Q'); require_extension(EXT_ZFA); require_fp; WRITE_RD(f128_lt_quiet(f128(FRS1), f128(FRS2))); +set_fp_exceptions; diff --git a/riscv/insns/fltq_s.h b/riscv/insns/fltq_s.h index 1ee0983..b2e1df5 100644 --- a/riscv/insns/fltq_s.h +++ b/riscv/insns/fltq_s.h @@ -2,3 +2,4 @@ require_extension('F'); require_extension(EXT_ZFA); require_fp; WRITE_RD(f32_lt_quiet(FRS1_F, FRS2_F)); +set_fp_exceptions; |