aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMarcus Comstedt <marcus@mc.pp.se>2020-10-11 13:45:05 +0200
committerMarcus Comstedt <marcus@mc.pp.se>2020-11-07 15:04:01 +0100
commitec2fd09fdbb7b7b490cacdc3818ca237f9f28593 (patch)
tree7822dfc911b770a4a2299e927517705a528cdcaf
parent8d09d845a7373cce52d3943f5dca1a2ac34a4f83 (diff)
downloadspike-ec2fd09fdbb7b7b490cacdc3818ca237f9f28593.zip
spike-ec2fd09fdbb7b7b490cacdc3818ca237f9f28593.tar.gz
spike-ec2fd09fdbb7b7b490cacdc3818ca237f9f28593.tar.bz2
Update generated configure script
-rw-r--r--config.h.in9
-rwxr-xr-xconfigure16
2 files changed, 25 insertions, 0 deletions
diff --git a/config.h.in b/config.h.in
index f5bbab1..c12d9f4 100644
--- a/config.h.in
+++ b/config.h.in
@@ -15,6 +15,9 @@
/* Default value for --varch switch */
#undef DEFAULT_VARCH
+/* Define if subproject MCPPBS_SPROJ_NORM is enabled */
+#undef DISASM_ENABLED
+
/* Executable name of device-tree-compiler */
#undef DTC
@@ -84,6 +87,9 @@
/* Enable hardware management of PTE accessed and dirty bits */
#undef RISCV_ENABLE_DIRTY
+/* Enable support for running target in either endianness */
+#undef RISCV_ENABLE_DUAL_ENDIAN
+
/* Enable PC histogram generation */
#undef RISCV_ENABLE_HISTOGRAM
@@ -94,6 +100,9 @@
#undef SOFTFLOAT_ENABLED
/* Define if subproject MCPPBS_SPROJ_NORM is enabled */
+#undef SPIKE_DASM_ENABLED
+
+/* Define if subproject MCPPBS_SPROJ_NORM is enabled */
#undef SPIKE_MAIN_ENABLED
/* Define to 1 if you have the ANSI C header files. */
diff --git a/configure b/configure
index 7b9da7e..1a5b5f9 100755
--- a/configure
+++ b/configure
@@ -709,6 +709,7 @@ enable_commitlog
enable_histogram
enable_dirty
enable_misaligned
+enable_dual_endian
'
ac_precious_vars='build_alias
host_alias
@@ -1357,6 +1358,8 @@ Optional Features:
bits
--enable-misaligned Enable hardware support for misaligned loads and
stores
+ --enable-dual-endian Enable support for running target in either
+ endianness
Optional Packages:
--with-PACKAGE[=ARG] use PACKAGE [ARG=yes]
@@ -4962,6 +4965,19 @@ $as_echo "#define RISCV_ENABLE_MISALIGNED /**/" >>confdefs.h
fi
+# Check whether --enable-dual-endian was given.
+if test "${enable_dual_endian+set}" = set; then :
+ enableval=$enable_dual_endian;
+fi
+
+if test "x$enable_dual_endian" = "xyes"; then :
+
+
+$as_echo "#define RISCV_ENABLE_DUAL_ENDIAN /**/" >>confdefs.h
+
+
+fi
+