aboutsummaryrefslogtreecommitdiff
path: root/drivers/serial/serial_coreboot.c
blob: de09c8681f5cf38f463ba8737841293506c148d8 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
// SPDX-License-Identifier: GPL-2.0+
/*
 * UART support for U-Boot when launched from Coreboot
 *
 * Copyright 2019 Google LLC
 */

#include <common.h>
#include <dm.h>
#include <ns16550.h>
#include <serial.h>
#include <asm/cb_sysinfo.h>

static int coreboot_of_to_plat(struct udevice *dev)
{
	struct ns16550_plat *plat = dev_get_plat(dev);
	struct cb_serial *cb_info = lib_sysinfo.serial;

	plat->base = cb_info->baseaddr;
	plat->reg_shift = cb_info->regwidth == 4 ? 2 : 0;
	plat->reg_width = cb_info->regwidth;
	plat->clock = cb_info->input_hertz;
	plat->fcr = UART_FCR_DEFVAL;
	plat->flags = 0;
	if (cb_info->type == CB_SERIAL_TYPE_IO_MAPPED)
		plat->flags |= NS16550_FLAG_IO;

	return 0;
}

static const struct udevice_id coreboot_serial_ids[] = {
	{ .compatible = "coreboot-serial" },
	{ },
};

U_BOOT_DRIVER(coreboot_uart) = {
	.name	= "coreboot_uart",
	.id	= UCLASS_SERIAL,
	.of_match	= coreboot_serial_ids,
	.priv_auto	= sizeof(struct ns16550),
	.plat_auto	= sizeof(struct ns16550_plat),
	.of_to_plat  = coreboot_of_to_plat,
	.probe	= ns16550_serial_probe,
	.ops	= &ns16550_serial_ops,
	.flags	= DM_FLAG_PRE_RELOC,
};