aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/dts/k3-am654-ddr.dtsi
blob: b22879695e59802a0c60b0c9b4fbdea62b834782 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2018 Texas Instruments Incorporated - http://www.ti.com/
 */

/ {
	memorycontroller: memorycontroller@0298e000 {
		compatible = "ti,am654-ddrss";
		reg = <0x0 0x0298e000 0x0 0x200>,
		      <0x0 0x02980000 0x0 0x4000>,
		      <0x0 0x02988000 0x0 0x2000>;
		reg-names = "ss", "ctl", "phy";
		clocks = <&k3_clks 20 0>;
		power-domains = <&k3_pds 20 TI_SCI_PD_SHARED>,
				<&k3_pds 244 TI_SCI_PD_SHARED>;
		assigned-clocks = <&k3_clks 20 1>;
		assigned-clock-rates = <DDR_PLL_FREQUENCY>;
		u-boot,dm-spl;

		ti,ss-reg = <
			DDRSS_V2H_CTL_REG
		>;

		ti,ctl-reg = <
			DDRCTL_DFIMISC
			DDRCTL_DFITMG0
			DDRCTL_DFITMG1
			DDRCTL_DFITMG2
			DDRCTL_INIT0
			DDRCTL_INIT1
			DDRCTL_INIT3
			DDRCTL_INIT4
			DDRCTL_INIT5
			DDRCTL_INIT6
			DDRCTL_INIT7
			DDRCTL_MSTR
			DDRCTL_ODTCFG
			DDRCTL_ODTMAP
			DDRCTL_RANKCTL
			DDRCTL_RFSHCTL0
			DDRCTL_RFSHTMG
			DDRCTL_ZQCTL0
			DDRCTL_ZQCTL1
		>;

		ti,ctl-crc = <
			DDRCTL_CRCPARCTL0
			DDRCTL_CRCPARCTL1
			DDRCTL_CRCPARCTL2
		>;

		ti,ctl-ecc = <
			DDRCTL_ECCCFG0
		>;

		ti,ctl-map = <
			DDRCTL_ADDRMAP0
			DDRCTL_ADDRMAP1
			DDRCTL_ADDRMAP2
			DDRCTL_ADDRMAP3
			DDRCTL_ADDRMAP4
			DDRCTL_ADDRMAP5
			DDRCTL_ADDRMAP6
			DDRCTL_ADDRMAP7
			DDRCTL_ADDRMAP8
			DDRCTL_ADDRMAP9
			DDRCTL_ADDRMAP10
			DDRCTL_ADDRMAP11
			DDRCTL_DQMAP0
			DDRCTL_DQMAP1
			DDRCTL_DQMAP4
			DDRCTL_DQMAP5
		>;

		ti,ctl-pwr = <
			DDRCTL_PWRCTL
		>;

		ti,ctl-timing = <
			DDRCTL_DRAMTMG0
			DDRCTL_DRAMTMG1
			DDRCTL_DRAMTMG2
			DDRCTL_DRAMTMG3
			DDRCTL_DRAMTMG4
			DDRCTL_DRAMTMG5
			DDRCTL_DRAMTMG6
			DDRCTL_DRAMTMG7
			DDRCTL_DRAMTMG8
			DDRCTL_DRAMTMG9
			DDRCTL_DRAMTMG11
			DDRCTL_DRAMTMG12
			DDRCTL_DRAMTMG13
			DDRCTL_DRAMTMG14
			DDRCTL_DRAMTMG15
			DDRCTL_DRAMTMG17
		>;

		ti,phy-cfg = <
			DDRPHY_DCR
			DDRPHY_DSGCR
			DDRPHY_DX0GCR0
			DDRPHY_DX0GCR1
			DDRPHY_DX0GCR2
			DDRPHY_DX0GCR3
			DDRPHY_DX0GCR4
			DDRPHY_DX0GCR5
			DDRPHY_DX0GTR0
			DDRPHY_DX1GCR0
			DDRPHY_DX1GCR1
			DDRPHY_DX1GCR2
			DDRPHY_DX1GCR3
			DDRPHY_DX1GCR4
			DDRPHY_DX1GCR5
			DDRPHY_DX1GTR0
			DDRPHY_DX2GCR0
			DDRPHY_DX2GCR1
			DDRPHY_DX2GCR2
			DDRPHY_DX2GCR3
			DDRPHY_DX2GCR4
			DDRPHY_DX2GCR5
			DDRPHY_DX2GTR0
			DDRPHY_DX3GCR0
			DDRPHY_DX3GCR1
			DDRPHY_DX3GCR2
			DDRPHY_DX3GCR3
			DDRPHY_DX3GCR4
			DDRPHY_DX3GCR5
			DDRPHY_DX3GTR0
			DDRPHY_DX4GCR0
			DDRPHY_DX4GCR1
			DDRPHY_DX4GCR2
			DDRPHY_DX4GCR3
			DDRPHY_DX4GCR4
			DDRPHY_DX4GCR5
			DDRPHY_DX4GTR0
			DDRPHY_DX8SL0DXCTL2
			DDRPHY_DX8SL0IOCR
			DDRPHY_DX8SL0PLLCR0
			DDRPHY_DX8SL0DQSCTL
			DDRPHY_DX8SL1DXCTL2
			DDRPHY_DX8SL1IOCR
			DDRPHY_DX8SL1PLLCR0
			DDRPHY_DX8SL1DQSCTL
			DDRPHY_DX8SL2DXCTL2
			DDRPHY_DX8SL2IOCR
			DDRPHY_DX8SL2PLLCR0
			DDRPHY_DX8SL2DQSCTL
			DDRPHY_DXCCR
			DDRPHY_ODTCR
			DDRPHY_PGCR0
			DDRPHY_PGCR1
			DDRPHY_PGCR2
			DDRPHY_PGCR3
			DDRPHY_PGCR5
			DDRPHY_PGCR6
		>;

		ti,phy-ctl = <
			DDRPHY_DTCR0
			DDRPHY_DTCR1
			DDRPHY_MR0
			DDRPHY_MR1
			DDRPHY_MR2
			DDRPHY_MR3
			DDRPHY_MR4
			DDRPHY_MR5
			DDRPHY_MR6
			DDRPHY_MR11
			DDRPHY_MR12
			DDRPHY_MR13
			DDRPHY_MR14
			DDRPHY_MR22
			DDRPHY_PLLCR0
			DDRPHY_VTCR0
		>;

		ti,phy-ioctl = <
			DDRPHY_ACIOCR0
			DDRPHY_ACIOCR3
			DDRPHY_ACIOCR5
			DDRPHY_IOVCR0
		>;

		ti,phy-timing = <
			DDRPHY_DTPR0
			DDRPHY_DTPR1
			DDRPHY_DTPR2
			DDRPHY_DTPR3
			DDRPHY_DTPR4
			DDRPHY_DTPR5
			DDRPHY_DTPR6
			DDRPHY_PTR2
			DDRPHY_PTR3
			DDRPHY_PTR4
			DDRPHY_PTR5
			DDRPHY_PTR6
		>;

		ti,phy-zq = <
			DDRPHY_ZQ0PR0
			DDRPHY_ZQ1PR0
			DDRPHY_ZQCR
		>;
	};
};