aboutsummaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Expand)AuthorFilesLines
2020-07-09pwm: Add PWM driver for SiFive SoCYash Shah3-0/+179
2020-07-09i2c: stm32f7: SYSCFG Fast Mode Plus support for I2C STM32F7Patrick Delaunay1-1/+73
2020-07-09i2c: stm32f7: add stm32mp15 compatiblePatrick Delaunay1-0/+1
2020-07-09rtc: i2c_rtc_emul: catch any write to the "reset" registerRasmus Villemoes1-1/+2
2020-07-09rtc: sandbox-rtc: fix set methodRasmus Villemoes1-41/+24
2020-07-09rtc: pcf2127: provide ->write methodRasmus Villemoes1-0/+7
2020-07-09rtc: pcf2127: provide ->read methodRasmus Villemoes1-3/+3
2020-07-09rtc: fall back to ->{read, write} if ->{read, write}8 are not providedRasmus Villemoes1-6/+19
2020-07-09rtc: add dm_rtc_write() helperRasmus Villemoes1-0/+19
2020-07-09rtc: add dm_rtc_read helper and ->read methodRasmus Villemoes1-0/+19
2020-07-09i2c: imx_lpi2c: Improve the codes to use private dataYe Li1-11/+11
2020-07-09i2c: i2c-cortina: added CAxxxx I2C supportArthur Li4-0/+443
2020-07-09i2c: octeon_i2c: Add I2C controller driver for OcteonSuneel Garapati3-0/+858
2020-07-08spl: fit: nand: fix fit loading in case of bad blocksDario Binacchi1-0/+28
2020-07-08tpm: add #ifndef to fix redeclaration build errorsJohannes Holland1-0/+2
2020-07-08tpm2: tis_spi: add linux compatible fallback stringBruno Thomsen1-1/+1
2020-07-07sata_sil: Enable DM_PCI operationAndre Przywara2-2/+15
2020-07-07net: smc911x: Properly handle EEPROM MAC addressAndre Przywara1-24/+36
2020-07-07gpio: search for gpio label if gpio is not found through bank nameHeiko Schocher2-0/+66
2020-07-07net: designware: s700: Add glue code for S700 macAmit Singh Tomar3-0/+75
2020-07-07net: phy: realtek: Introduce PHY_RTL8201F_S700_RMII_TIMINGS to adjust rx/tx t...Amit Singh Tomar2-0/+44
2020-07-07net: phy: realtek: Add support for RTL8201F PHY module.Amit Singh Tomar1-0/+20
2020-07-07clk: actions: Add Ethernet clocksAmit Singh Tomar2-2/+9
2020-07-07cmd: dm: Fixed/Added DM driver listing subcommandsNiel Fourie1-1/+54
2020-07-07ram: stm32mp1: add size and addr parameter to test allPatrick Delaunay1-3/+44
2020-07-07ram: stm32mp1: use the DDR size by default in the test addressBusPatrick Delaunay1-1/+2
2020-07-07ram: stm32mp1: add parameter addr in test FrequencySelectivePatternPatrick Delaunay1-6/+7
2020-07-07ram: stm32mp1: protect minimum value in get_bufsizePatrick Delaunay1-18/+19
2020-07-07power: regulator: stm32: vrefbuf: fix a possible overshoot when re-enablingFabrice Gasnier1-2/+14
2020-07-07pinctrl: stm32: add information on pin configurationPatrick Delaunay1-3/+24
2020-07-07pinctrl: stmfx: add information on pin configurationPatrick Delaunay1-1/+31
2020-07-07gpio: stmfx: add ops get_dir_flagsPatrick Delaunay1-0/+50
2020-07-07gpio: stmfx: add ops set_dir_flagPatrick Delaunay1-0/+37
2020-07-07gpio: stmfx: add function stmfx_read_reg and stmfx_write_regPatrick Delaunay1-42/+26
2020-07-07gpio: stmfx: rename function used to change pin configurationPatrick Delaunay1-10/+8
2020-07-07gpio: stmfx: move function to prepare new ops introductionPatrick Delaunay1-30/+30
2020-07-07gpio: stm32: add ops get_dir_flagsPatrick Delaunay1-0/+59
2020-07-07gpio: stm32: add ops set_dir_flagsPatrick Delaunay1-14/+76
2020-07-07arm: stm32mp: add weak function to save vddcorePatrick Delaunay1-0/+5
2020-07-07stm32mp1: clk: configure pll1 with OPPPatrick Delaunay1-28/+262
2020-07-07net: dwc_eth_qos: update the compatible supported for STM32Patrick Delaunay1-1/+1
2020-07-06video: restore CONFIG_VIDCONSOLE_AS_LCD as booleanPatrick Delaunay1-1/+11
2020-07-06Merge branch 'next'Tom Rini78-1359/+4085
2020-07-05Merge branch '2020-07-01-kconfig-etc-updates' into nextTom Rini1-3/+2
2020-07-05gpio-uclass.c: save the GPIOD flags also in the gpio descriptorHeiko Schocher1-4/+4
2020-07-01pci: rockchip: Mark inline functions as static inlineTom Rini1-3/+2
2020-07-01riscv: cpu: check and append L1 cache to cpu featuresSagar Shrikant Kadam1-0/+12
2020-07-01riscv: cpu: correctly handle the setting of CPU_FEAT_MMU bitSagar Shrikant Kadam1-4/+1
2020-07-01uclass: cpu: fix to display proper CPU featuresSagar Shrikant Kadam1-0/+3
2020-07-01riscv: Enable cpu clock if it is presentSean Anderson1-0/+20
generated by cgit v1.1 at 2024-10-17 23:28:29 +0000