aboutsummaryrefslogtreecommitdiff
path: root/drivers/serial
AgeCommit message (Expand)AuthorFilesLines
2022-03-08drivers: serial: Make sure we really return a serial deviceMark Kettenis1-1/+2
2022-02-10Merge https://source.denx.de/u-boot/custodians/u-boot-riscvTom Rini3-0/+187
2022-02-10serial: Add RISC-V HTIF console driverAnup Patel3-0/+187
2022-02-09serial-uclass: fix build warningHeiko Schocher1-1/+1
2022-02-09serial: remove nulldev_serial_inputHeiko Schocher1-5/+0
2022-01-25sandbox: sandbox_serial_pending depends on DM_VIDEOHeinrich Schuchardt1-1/+1
2022-01-20Merge tag 'doc-2022-04-rc1' of https://source.denx.de/u-boot/custodians/u-boo...Tom Rini2-2/+2
2022-01-19doc: replace @return by Return:Heinrich Schuchardt2-2/+2
2022-01-19Merge tag 'xilinx-for-v2022.04-rc1' of https://source.denx.de/u-boot/custodia...WIP/19Jan2022Tom Rini1-0/+1
2022-01-13fdt: Drop SPL_BUILD macroSimon Glass1-1/+2
2022-01-12serial: zynq: Add missing xlnx,zynqmp-uart compatibleMichal Simek1-0/+1
2021-12-31efi: serial: Support arrow keysSimon Glass1-2/+9
2021-12-27serial: arm_dcc: Use CONFIG_ARM64 not CONFIG_CPU_ARMV8Tom Rini1-1/+1
2021-12-27Finish conversion of CONFIG_SYS_CLK_FREQ to KconfigTom Rini1-5/+2
2021-12-20Merge tag 'v2022.01-rc4' into nextWIP/20Dec2021-nextTom Rini1-1/+12
2021-12-19arm: mvebu: serial: Add me as co-maintainer and author of Marvell serial driversPali Rohár1-0/+1
2021-11-30serial: a37xx: Reset whole UART when changing parent clock from TBG to XTALPali Rohár1-1/+12
2021-11-09serial: lpuart: add new compatible fsl, ls1028a-lpuartMichael Walle1-0/+2
2021-10-31serial: samsung: add support for skip debug init in s5pDzmitry Sankouski1-0/+3
2021-10-31serial: qcom: add support for GENI serial driverDzmitry Sankouski3-0/+632
2021-10-31serial: s5p: Add Apple M1 supportMark Kettenis2-24/+84
2021-10-12Merge tag 'u-boot-stm32-20211012' of https://source.denx.de/u-boot/custodians...Tom Rini1-1/+1
2021-10-12cmd: bind: Fix driver binding on a devicePatrice Chotard1-1/+1
2021-10-07serial: Add a debug console using the RISC-V SBI interfaceSamuel Holland3-0/+27
2021-10-01serial: Remove extraneous SYS_MALLOC_F checkTom Rini1-4/+0
2021-10-01arm: Remove zmx25 board and ARCH_MX25Tom Rini1-1/+1
2021-10-01arm: Remove flea3 boardTom Rini1-2/+1
2021-09-30WS cleanup: remove trailing white spaceWolfgang Denk1-1/+1
2021-09-30WS cleanup: remove trailing empty linesWolfgang Denk2-2/+0
2021-09-27ti: keystone: Move away from CONFIG_SOC_KEYSTONETom Rini1-2/+2
2021-09-25treewide: Use OF_REAL instead of !OF_PLATDATASimon Glass2-3/+3
2021-09-25treewide: Simply conditions with the new OF_REALSimon Glass2-7/+7
2021-09-04serial: Add a SERIAL configSimon Glass1-2/+13
2021-08-31Kconfig: Remove all default n/no optionsMichal Simek1-2/+0
2021-08-02global: Convert simple_strtoul() with decimal to dectoul()Simon Glass2-2/+2
2021-07-31serial: a37xx: Do not call get_ref_clk() in _debug_uart_init()Pali Rohár1-1/+3
2021-07-31serial: a37xx: Use CONFIG_BAUDRATE for initializing early debug UARTPali Rohár1-3/+2
2021-07-24serial: pl011: Enable DEBUG_UART_PL011 in SPLChen Baozi1-2/+6
2021-07-23serial: pl011: Resend the character if FIFO is full in debug uartChen Baozi1-1/+2
2021-07-23serial: serial_msm: Delay initialization to let pins stabilizeStephan Gerhold1-0/+4
2021-07-15arm: mvebu: armada-3720: remove unused config optionMarek Behún1-0/+1
2021-07-08serial: a37xx: Switch to XTAL clock when booting Linux kernelPali Rohár1-0/+67
2021-07-08serial: a37xx: Use TBG as parent clockPali Rohár1-5/+101
2021-07-08serial: a37xx: Fix parent clock rate value and divider calculationPali Rohár1-4/+10
2021-07-07arm: Remove edb9315a boardTom Rini3-11/+2
2021-07-07Merge tag 'dm-pull-6jul21' of https://source.denx.de/u-boot/custodians/u-boot-dmWIP/07Jul2021Tom Rini1-0/+2
2021-07-06serial: serial_msm: Ensure BAM/single character mode are disabledWIP/2021-07-06-platform-updatesStephan Gerhold1-0/+4
2021-07-06dm: define LOG_CATEGORY for all uclassPatrick Delaunay1-0/+2
2021-06-28serial: zynq: Add support for serial parametersKunihiko Hayashi1-0/+68
2021-06-28serial: Add additional depencies for PL010 and PL011 driversMichal Simek1-2/+2