aboutsummaryrefslogtreecommitdiff
path: root/drivers/ddr/marvell
AgeCommit message (Expand)AuthorFilesLines
2020-01-21ddr: marvell: a38x: allow board specific clock out setupBaruch Siach2-2/+11
2020-01-17common: Move the image globals into image.hSimon Glass1-0/+1
2020-01-17image: Rename load_addr, save_addr, save_sizeSimon Glass1-3/+3
2019-04-12arm: mvebu: Add Marvell's integrated CPUsChris Packham1-0/+4
2019-03-19mv_ddr: ddr3: only use active chip-selects when tuning ODTChris Packham1-1/+2
2019-03-19mv_ddr: ddr3: fix tRAS timimg parameterChris Packham1-4/+4
2018-12-09ARM: mvebu: restore license information in mv_ddr_plat.{c,h}Chris Packham2-0/+9
2018-12-08ARM: mvebu: a38x: sync ddr training code with mv_ddr-armada-18.09.02Chris Packham31-1254/+1156
2018-05-15ARM: mvebu: a38x: Add missing SPDX license identfierChris Packham1-1/+3
2018-05-14ARM: mvebu: a38x: use non-zero size for ddr scrubbingChris Packham3-1/+5
2018-05-14ARM: mvebu: a38x: restore support for setting timingChris Packham4-5/+17
2018-05-14ARM: mvebu: a38x: sync ddr training code with upstreamChris Packham51-5087/+7879
2018-05-14ARM: mvebu: a38x: remove some unused codeChris Packham7-794/+0
2018-05-14ARM: mvebu: a38x: move sys_env_device_rev_getChris Packham1-24/+0
2018-05-14ARM: mvebu: a38x: move definition of PEX_CFG_DIRECT_ACCESSChris Packham1-2/+0
2018-05-07SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini64-130/+64
2018-01-19ddr: marvell: update ddr controller init and freqChris Packham3-21/+34
2018-01-19ddr: marvell: update additional ODT settingChris Packham1-8/+14
2018-01-19ddr: marvell: use correct TREFI valueChris Packham1-1/+1
2018-01-19ddr: marvell: only assert M_ODT[0] on write for a single CSChris Packham3-8/+13
2017-08-13arm: mvebu: ddr3_debug: remove self assignmentsxypron.glpk@gmx.de1-9/+0
2017-08-13arm: mvebu: remove self assignmentxypron.glpk@gmx.de1-2/+0
2017-07-12driver/ddr: Add support for setting timing in hws_topology_mapMarek Behún2-0/+15
2017-06-16treewide: remove unneeded semicolonsMasahiro Yamada1-1/+1
2016-10-06Various, accumulated typos collected from around the tree.Robert P. J. Day1-1/+1
2016-09-23drivers: squash lines for immediate returnMasahiro Yamada1-5/+1
2016-05-20arm: mvebu: a38x: Weed out floating point useMarek Vasut1-19/+10
2016-05-02Fix spelling of "occurred".Vagrant Cascadian2-2/+2
2016-03-24arm: mvebu: Fix ddr3_init() cpu configDirk Eibach1-2/+0
2016-02-06Use correct spelling of "U-Boot"Bin Meng1-1/+1
2016-01-14mvebu: axp: Rename MV_DDR_32BIT to CONFIG_DDR_32BITPhil Sutter2-11/+11
2016-01-14axp: Fix debugging support in DDR3 write levelingPhil Sutter1-2/+2
2016-01-14arm: mvebu: Make ECC support configurable on Armada XPStefan Roese2-0/+8
2016-01-14arm: mvebu: ddr: Fix compilation warningStefan Roese2-17/+0
2015-11-17arm: mvebu: Fix SAR1_CPU_CORE_MASKDirk Eibach1-5/+2
2015-11-17arm: mvebu: a38x: Remove unsupported topologiesKevin Smith2-77/+0
2015-09-11bitops: introduce BIT() definitionHeiko Schocher1-2/+0
2015-08-17arm: mvebu: Add complete SDRAM ECC scrubbingStefan Roese2-2/+2
2015-08-17arm: mvebu: sdram: Enable ECC support on Armada XPStefan Roese1-1/+1
2015-07-23arm: mvebu: a38x: Use correct PEX register access macrosStefan Roese1-5/+0
2015-07-23arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdrStefan Roese43-0/+17368
2015-07-23arm: mvebu: drivers/ddr: Move Armada XP DDR init code into new directoryStefan Roese21-0/+15419
generated by cgit v1.1 at 2024-07-15 05:22:51 +0000