aboutsummaryrefslogtreecommitdiff
path: root/drivers/ddr/fsl/ctrl_regs.c
AgeCommit message (Expand)AuthorFilesLines
2020-05-18common: Drop log.h from common headerSimon Glass1-0/+1
2018-05-07SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini1-2/+1
2018-02-14Revert "drivers/ddr/fsl: Dual-license DDR driver"Tom Rini1-1/+1
2018-02-09drivers/ddr/fsl: Dual-license DDR driverYork Sun1-1/+1
2018-01-30drivers/ddr/fsl: Add calculation of register control wordsYork Sun1-7/+23
2018-01-30drivers/ddr/fsl: Add 3DS RDIMM supportYork Sun1-9/+34
2018-01-30drivers/ddr/fsl: Fix DDR4 RDIMM supportYork Sun1-20/+31
2017-06-05common: arm: freescale: layerscape: Move header files out of common.hSimon Glass1-1/+2
2017-06-05common: freescale: Move arch-specific declarationsSimon Glass1-0/+3
2017-01-04ddr: fsl: Merge macro CONFIG_NUM_DDR_CONTROLLERS and CONFIG_SYS_NUM_DDR_CTRLSYork Sun1-3/+3
2016-12-05fsl/ddr: Add erratum_a009942_check_cpo and clean related erratumShengzhou Liu1-2/+134
2016-11-23powerpc: MPC8555: Remove macro CONFIG_MPC8555York Sun1-1/+1
2016-11-23powerpc: mpc8541: Remove macro CONFIG_MPC8541York Sun1-1/+1
2016-08-02driver/ddr/fsl: Fix timing_cfg_2York Sun1-1/+1
2016-07-16Various, unrelated tree-wide typo fixes.Robert P. J. Day1-1/+1
2016-06-03drivers/ddr/fsl: Fix timing_cfg_2 registerYork Sun1-1/+1
2016-06-03drivers/ddr/fsl: Update clk_adjust of sdram_clk_cntlShengzhou Liu1-2/+9
2016-03-21driver/ddr/fsl: Add address parity support for DDR4 UDIMM/discreteShengzhou Liu1-5/+50
2015-12-13driver/ddr/fsl: Update timing config for heavy loadYork Sun1-2/+24
2015-12-13driver/ddr/fsl: Update MR5 RTT parkYork Sun1-4/+15
2015-12-13driver/ddr/fsl: Update DDR4 MR6 for Vref rangeYork Sun1-0/+3
2015-10-30drivers/ddr/fsl_ddr: Make SR_IE configurableJoakim Tjernlund1-1/+1
2015-04-23driver/ddr/fsl: Fix driver to support empty first slotYork Sun1-21/+43
2015-04-23drivers/ddr/fsl: Update DDR driver for DDR4York Sun1-5/+12
2015-04-20MPC8541/MPC8555: Enable SS_EN in DDR_SDRAM_CLK_CNLT registerCurt Brune1-1/+9
2015-02-24driver/ddr/fsl: Fix a typo in timing_cfg_8 calculationYork Sun1-1/+1
2015-02-24driver/ddr/fsl: Add support for multiple DDR clocksYork Sun1-95/+113
2015-02-24driver/ddr/fsl: Adjust CAS to preamble override for emulatorYork Sun1-1/+5
2014-12-15driver/ddr/fsl: Fix MRC_CYC calculation for DDR3York Sun1-1/+20
2014-12-05driver/ddr/fsl: Adjust timing_cfg_0 to better support two DDR slotsYork Sun1-6/+25
2014-11-23linux/kernel.h: sync min, max, min3, max3 macros with LinuxMasahiro Yamada1-11/+11
2014-09-25driver/ddr/fsl: Fix DDR4 driverYork Sun1-2/+7
2014-09-25driver/ddr/fsl: Fix tXP and tCKEYork Sun1-6/+22
2014-09-08driver/ddr/fsl: Add support of overriding chip select write levelingYork Sun1-0/+3
2014-09-08driver/ddr/freescale: Add support of accumulate ECCYork Sun1-0/+5
2014-07-22driver/ddr: Fix DDR register timing_cfg_8York Sun1-0/+3
2014-06-05powerpc/mpc85xx: Add workaround for DDR erratum A004508York Sun1-0/+5
2014-04-22drivers/ddr: Fix possible out of bounds errorYork Sun1-4/+4
2014-04-22driver/ddr/fsl: Add DDR4 support to Freescale DDR driverYork Sun1-47/+692
2014-02-21driver/ddr: Add 256 byte interleaving supportYork Sun1-0/+1
2014-02-21driver/ddr: Change Freescale ARM DDR driver to support both big and little en...York Sun1-2/+2
2013-11-25powerpc/mpc8xxx: Extend DDR registers' fieldsYork Sun1-8/+12
2013-11-25Driver/DDR: combine ccsr_ddr for 83xx, 85xx and 86xxYork Sun1-1/+2
2013-11-25Driver/DDR: Moving Freescale DDR driver to a common driverYork Sun1-0/+1657
generated by cgit v1.1 at 2024-07-14 23:36:16 +0000