aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2020-02-14Merge tag 'u-boot-stm32-20200214' of https://gitlab.denx.de/u-boot/custodians...Tom Rini1-4/+5
2020-02-13clk: stm32mp1: solve type issue in stm32mp1_lse_enable and stm32mp1_clktreePatrick Delaunay1-4/+5
2020-02-12CLK: HSDK: fix HDMI clock calculationEugeniy Paltsev1-10/+21
2020-02-12CLK: HSDK: Check for PLL bypass firstlyEugeniy Paltsev1-4/+4
2020-02-11Merge tag 'dm-pull-6feb20' of https://gitlab.denx.de/u-boot/custodians/u-boot-dmTom Rini47-6/+79
2020-02-07x86: Add a clock driver for Intel devicesSimon Glass4-0/+58
2020-02-05dm: core: Create a new header file for 'compat' featuresSimon Glass30-0/+34
2020-02-05dm: core: Require users of devres to include the headerSimon Glass27-1/+40
2020-02-05clk: Rename free() to rfree()Simon Glass4-5/+5
2020-01-30arm: rockchip: Add common cru.hJagan Teki2-39/+39
2020-01-26clk: imx: pllv3: fix potential 'divide by zero' in av_set_rate()Giulio Benetti1-2/+8
2020-01-26clk: imx: pllv3: fix potential 'divide by zero' in av_get_rate()Giulio Benetti1-0/+3
2020-01-26clk: imx: pllv3: fix potential 'divide by zero' in sys_get_rate()Giulio Benetti1-2/+8
2020-01-26clk: Fix error checking of dev_read_addr_ptrSean Anderson3-3/+3
2020-01-26clk: uclass: clk_get_by_name() must not be available if CONFIG_OF_PLATDATA is...Giulio Benetti1-1/+1
2020-01-26clk: show more error info when uclass_get_device_by_namePeng Fan1-2/+4
2020-01-26clk: mediatek: use unsigned type for returning the clk rateFabien Parent1-1/+1
2020-01-20Merge tag '2020-01-20-ti-2020.04' of https://gitlab.denx.de/u-boot/custodians...Tom Rini1-2/+1
2020-01-20clk: sci-clk: add slack to clk-set-rate passed to firmwareLokesh Vutla1-2/+1
2020-01-17common: Move get_tbclk() to time.hSimon Glass1-0/+1
2020-01-17common: Move clock functions into a new fileSimon Glass1-0/+1
2020-01-16clk: mediatek: fix clock-rate overflow problemSam Shih1-3/+3
2020-01-16clk: mediatek: add driver for MT7622Sam Shih2-0/+679
2020-01-16clk: fixed_rate: add dummy enable() functionChunfeng Yun1-0/+7
2020-01-16clk: add APIs to get (optional) clock by name without a deviceChunfeng Yun1-0/+28
2020-01-16clk: check valid clock by clk_valid()Chunfeng Yun1-8/+8
2020-01-16clk: fix error check for devm_clk_get_optional()Chunfeng Yun1-1/+1
2020-01-16clk: mediatek: mt7629: add support for ssusbsysChunfeng Yun1-0/+42
2020-01-16clk: mediatek: add configurable pcw_chg_reg/ibits/fmin to mtk_pllmingming lee2-8/+20
2020-01-16clk: mediatek: add set_clr_upd mux type flowmingming lee2-11/+55
2020-01-16clk: mediatek: add driver support for MT8512mingming lee2-0/+874
2020-01-14clk: imx: add i.IMXRT1050 clk driverGiulio Benetti3-0/+310
2020-01-14clk: imx: pfd: add set_rate()Giulio Benetti1-0/+22
2020-01-14clk: imx: pllv3: add support for PLLV3_AV typeGiulio Benetti1-0/+76
2020-01-14clk: imx: pllv3: add PLLV3_SYS supportGiulio Benetti1-0/+53
2020-01-14clk: imx: pllv3: add set_rate() supportGiulio Benetti1-0/+27
2020-01-14clk: imx: pllv3: add disable() supportGiulio Benetti1-0/+16
2020-01-14clk: imx: pllv3: add enable() supportGiulio Benetti1-0/+24
2020-01-14clk: imx: pllv3: set div_mask differently if PLLV3 is GENERIC or USBGiulio Benetti1-0/+2
2020-01-14clk: imx: pllv3: register PLLV3 GENERIC and USB as 2 different clocksGiulio Benetti1-5/+15
2020-01-14clk: imx8qxp: extend to support getting I2C IPG clockAnatolij Gustschin1-0/+12
2020-01-09Merge branch 'next' of https://gitlab.denx.de/u-boot/custodians/u-boot-mpc83xxTom Rini1-1/+4
2020-01-09Merge tag 'dm-pull-8jan20' of git://git.denx.de/u-boot-dmTom Rini1-2/+2
2020-01-08Merge tag 'efi-2020-04-rc1' of https://gitlab.denx.de/u-boot/custodians/u-boo...Tom Rini1-0/+1
2020-01-08Merge tag 'u-boot-imx-20200108' of https://gitlab.denx.de/u-boot/custodians/u...Tom Rini4-0/+390
2020-01-08clk: imx: add i.MX8MP clk driverPeng Fan3-0/+380
2020-01-08clk: imx: add imx_clk_mux2_flagsPeng Fan1-0/+10
2020-01-08mpc83xx_clk: always treat MPC83XX_CLK_PCI as invalidRasmus Villemoes1-1/+4
2020-01-07aspeed: ast2500: Read clock ofdata in the correct methodSimon Glass1-2/+2
2020-01-07clk: stm32mp1: Add a clock entry for RNG1 deviceSughosh Ganu1-0/+1