aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk/renesas/rcar-gen3-cpg.h
AgeCommit message (Expand)AuthorFilesLines
2024-02-10clk: renesas: Implement R8A779H0 V4M PLL7 supportMarek Vasut1-0/+2
2024-02-10clk: renesas: Add R8A779H0 V4M clock tablesHai Pham1-0/+1
2024-01-14clk: renesas: Synchronize R-Car R8A77960 M3-W and R8A77961 M3-W+ clock tables...Marek Vasut1-0/+1
2023-04-07clk: renesas: Update R-Car Gen3 driver Gen4 supportMarek Vasut1-2/+26
2023-03-18clk: renesas: rcar-gen3: Replace SSCG caching with MDSEL/PE cachingMarek Vasut1-1/+1
2023-02-02clk: renesas: Add R8A77970 SD0H/SD0 clocks for SDHIHai Pham1-0/+5
2023-02-02clk: renesas: Switch to new SD clock handlingHai Pham1-0/+5
2023-02-02clk: renesas: Introduce and use rcar_clk_get_rate64_div_table functionHai Pham1-0/+3
2023-02-02clk: renesas: Use pre-defined offset for RPC clocksHai Pham1-3/+0
2023-02-02clk: renesas: Add and enable CPG reset driverMarek Vasut1-2/+1
2023-02-02clk: renesas: Synchronize R8A779A0 V3U clock tables with Linux 6.1.7Marek Vasut1-7/+29
2023-02-02clk: renesas: Synchronize R8A77995 D3 clock tables with Linux 6.1.7Marek Vasut1-0/+5
2023-02-02clk: renesas: Add dummy SDnH clockHai Pham1-0/+4
2021-06-24clk: renesas: Add R8A779A0 clock tablesHai Pham1-0/+1
2021-06-24clk: renesas: Handle R8A779A0 V3U clock types in Gen3 clock codeMarek Vasut1-0/+9
2021-05-21clk: renesas: Make reset controller modemr register offset configurableMarek Vasut1-0/+2
2021-05-21clk: renesas: Add support for RPCD2 clockHai Pham1-0/+3
2021-05-21clk: renesas: Synchronize R-Car Gen3 tables with Linux 5.12Marek Vasut1-8/+8
2020-07-25clk: renesas: Add R8A774A1 clock tablesAdam Ford1-0/+2
2019-04-09clk: renesas: Synchronize Gen3 tables with Linux 5.0Marek Vasut1-5/+29
2018-06-01clk: renesas: Add PE clock handlingMarek Vasut1-2/+4
2018-01-24clk: renesas: Pull Gen3 specific bits into separate headerMarek Vasut1-0/+60