aboutsummaryrefslogtreecommitdiff
path: root/cpu/mpc8xxx/ddr/options.c
AgeCommit message (Expand)AuthorFilesLines
2010-04-13ppc: Move cpu/$CPU to arch/ppc/cpu/$CPUPeter Tyser1-297/+0
2010-04-07fsl-ddr: change the default burst mode for DDR3Dave Liu1-4/+10
2010-01-05fsl-ddr: add the override for write levelingDave Liu1-0/+1
2009-11-12fsl-ddr: Fix the chip-select interleaving issueDave Liu1-4/+3
2009-03-30fsl-ddr: add the DDR3 SPD infrastructureDave Liu1-5/+23
2009-02-16fsl-ddr: ignore memctl_intlv_ctl setting if only one DDR controllerKumar Gala1-0/+4
2009-01-23fsl-ddr: use the 1T timing as default configurationDave Liu1-1/+1
2008-12-03fsl ddr skip interleaving if not supported.Ed Swarthout1-10/+10
2008-10-18Check DDR interleaving modeHaiying Wang1-5/+75
2008-10-18Pass dimm parameters to populate populate controller optionsHaiying Wang1-1/+3
2008-08-27FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.Kumar Gala1-0/+197