aboutsummaryrefslogtreecommitdiff
path: root/cpu/mpc85xx/release.S
AgeCommit message (Expand)AuthorFilesLines
2010-04-13ppc: Move cpu/$CPU to arch/ppc/cpu/$CPUPeter Tyser1-311/+0
2010-04-0785xx: Set HID1[mbdd] on e500v2 rev5.0 or greaterSandeep Gopalpet1-0/+7
2010-04-0785xx: Add defines for BUCSR bits to make code more readableKumar Gala1-2/+3
2010-03-3085xx: Fix enabling of L1 cache parity on secondary coresKumar Gala1-8/+30
2010-01-05ppc/85xx: Map boot page guarded for MP bootKumar Gala1-2/+2
2010-01-0585xx: Add support for e500mc cache stashingKumar Gala1-0/+13
2009-10-31ppc/85xx: Fix misc L2 cache enabling bugDave Liu1-4/+8
2009-10-2785xx: MP Boot Page Translation updatePeter Tyser1-5/+29
2009-09-24ppc/85xx: Fix enabling of L2 cacheKumar Gala1-1/+2
2009-09-0885xx: Add support for setting IVORs to fixed offset defaultsKumar Gala1-0/+3
2009-08-288xxx: Removed CONFIG_NUM_CPUS from 85xx/86xxPoonam Aggrwal1-1/+24
2009-03-3085xx: Add support for additional e500mc featuresKumar Gala1-0/+16
2008-12-19Set IVPR to kenrel entry point in second core boot pageHaiying Wang1-0/+1
2008-10-2485xx: Add basic e500mc core supportKumar Gala1-0/+8
2008-09-0985xx: Ensure timebase is zero on secondary coresKumar Gala1-0/+5
2008-08-1285xx: Rename CONFIG_NR_CPUS to CONFIG_NUM_CPUSKumar Gala1-1/+1
2008-04-2985xx: Additional fixes and cleanup of MP codeKumar Gala1-1/+2
2008-03-2685xx: Update multicore boot mechanism to ePAPR v0.81 specKumar Gala1-44/+78
2008-03-2685xx: Added support for multicore boot mechanismKumar Gala1-0/+148
generated by cgit v1.1 at 2024-07-15 02:00:14 +0000