aboutsummaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Expand)AuthorFilesLines
2016-03-29armv8: fsl-lsch3: Add new header for secure bootSaksham Jain2-1/+6
2016-03-29armv8: ls2080: Add configs for SEC, SecMon, SRK and DCFGSaksham Jain2-0/+20
2016-03-29armv8: ls2080: Add SFP Configs for LS2080Saksham Jain2-0/+7
2016-03-28armv8: fsl-layerscape: Skip reconfigure QSPI clock when booting from QSPIQianyu Gong1-1/+1
2016-03-22Fix spelling of "transferred".Vagrant Cascadian2-5/+5
2016-03-22sandbox: Avoid calling commands when not availableSimon Glass1-1/+9
2016-03-22arm: x86: Drop command-line code when CONFIG_CMDLINE is disabledSimon Glass2-0/+7
2016-03-22Merge branch 'master' of git://git.denx.de/u-boot-fsl-qoriqTom Rini11-144/+93
2016-03-21armv8/fsl-lsch2: fix sdhc clock frequency valueYangbo Lu1-0/+4
2016-03-21armv8: fsl-layerscape: Updating entries in Serdes TablePratiyush Srivastava1-7/+7
2016-03-21driver/ddr/fsl: Add workaround for erratum A-009803Shengzhou Liu1-0/+1
2016-03-21pci/layerscape: add defines for LUTStuart Yoder1-0/+4
2016-03-21armv8: ls2080a: update stream ID partitioning infoStuart Yoder1-21/+34
2016-03-21armv8: ls2080a: remove obsolete stream ID partitioning supportStuart Yoder1-113/+0
2016-03-21arm: ls102xa: fdt: Update FSL_QSPI_COMPAT and FSL_DSPI_COMPATAlison Wang1-2/+2
2016-03-21armv8: ls2080ardb: invert irq pins polarity for AQR405 PHYShaohui Xie1-0/+4
2016-03-21armv8: lsch3: Enable WUO config for RNI-20 nodePrabhakar Kushwaha3-0/+31
2016-03-21arm64: Fix layerscape mmu setupAlexander Graf2-1/+6
2016-03-20arm: socfpga: sr1500: Misc updates (SPI speed, env location)Stefan Roese1-1/+1
2016-03-17dts:exynos:update pinctrl size-cells and fix child regsPrzemyslaw Marczak5-29/+29
2016-03-17x86: Add congatec conga-QA3/E3845-4G (Bay Trail) supportStefan Roese3-0/+283
2016-03-17x86: Add support for the samus chromebookSimon Glass2-0/+629
2016-03-17x86: Support a chained-boot development flowSimon Glass1-0/+80
2016-03-17x86: dts: Drop memory SPD compatible stringSimon Glass1-1/+0
2016-03-17x86: ivybridge: Convert to use the common SDRAM codeSimon Glass1-311/+83
2016-03-17x86: Add common SDRAM-init codeSimon Glass3-0/+327
2016-03-17x86: Move common PCH code into a common placeSimon Glass6-84/+99
2016-03-17arm: Add a 64-bit division routine to the private librarySimon Glass2-1/+247
2016-03-17x86: Add a function to set the IOAPIC IDSimon Glass2-0/+18
2016-03-17x86: broadwell: Add support for high-speed I/O lane with MESimon Glass2-0/+58
2016-03-17x86: broadwell: Add support for SDRAM setupSimon Glass4-0/+509
2016-03-17x86: broadwell: Add power-control supportSimon Glass3-0/+220
2016-03-17x86: broadwell: Add reference code supportSimon Glass2-0/+114
2016-03-17x86: broadwell: Add an LPC driverSimon Glass3-0/+110
2016-03-17x86: broadwell: Add a northbridge driverSimon Glass2-0/+60
2016-03-17x86: broadwell: Add a SATA driverSimon Glass2-0/+270
2016-03-17x86: broadwell: Add a pinctrl driverSimon Glass3-0/+370
2016-03-17x86: broadwell: Add a PCH driverSimon Glass4-0/+839
2016-03-17x86: Add basic support for broadwellSimon Glass10-0/+1246
2016-03-17x86: Add support for running Intel reference codeSimon Glass2-0/+23
2016-03-17x86: Drop all the old pin configuration codeSimon Glass1-141/+0
2016-03-17x86: Add an ICH6 pin configuration driverSimon Glass3-0/+218
2016-03-17x86: link: Add pin configuration to the device treeSimon Glass1-0/+155
2016-03-17x86: Update microcode for secondary CPUsSimon Glass5-2/+12
2016-03-17x86: ivybridge: Show microcode version for each coreSimon Glass1-1/+2
2016-03-17x86: Record the CPU details when starting each coreSimon Glass3-1/+20
2016-03-17x86: Move common MRC Kconfig options to the common fileSimon Glass2-26/+62
2016-03-17x86: Allow I/O functions to use pointersSimon Glass1-2/+10
2016-03-17x86: Add macros to clear and set I/O bitsSimon Glass1-0/+22
2016-03-17x86: ivybridge: Drop sandybridge_early_init()Simon Glass1-2/+0
generated by cgit v1.1 at 2024-10-17 17:20:53 +0000