aboutsummaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Expand)AuthorFilesLines
2015-10-21arm: mvebu: Enable DM_SERIAL on AXP / A38x boardsStefan Roese1-0/+1
2015-10-21arm: mvebu: Add DM (driver model) supportStefan Roese2-3/+3
2015-10-21arm: mvebu: Add basic Armada XP / 38x dtsi/dts filesStefan Roese12-0/+3257
2015-10-21arm: mvebu: Do not call board_init_r() from board_init_f()Stefan Roese1-2/+0
2015-10-21arm: mvebu: Only set CONFIG_SKIP_LOWLEVEL_INIT for SPLStefan Roese1-12/+19
2015-10-21arm: mvebu: Add option to use UART xmodem protocol via kwbootStefan Roese5-1/+54
2015-10-20arm: mvebu: Move Armada XP/38x Kconfig to mach specific Kconfig fileStefan Roese2-12/+25
2015-10-19powerpc: Drop old non-generic-board codeSimon Glass1-986/+0
2015-10-19Merge branch 'master' of git://git.denx.de/u-boot-armTom Rini1-0/+1
2015-10-19ARM: rpi: add another revision of Raspberry Pi A+Lubomir Rintel1-0/+1
2015-10-17ARM: k2e/l: Apply WA for selecting PA clock sourceLokesh Vutla2-3/+8
2015-10-17arch/powerpc/config.mk: Pass -fno-ira-hoist-pressure when possibleTom Rini1-1/+2
2015-10-16Merge git://git.denx.de/u-boot-socfpgaTom Rini3-0/+17
2015-10-17arm: dts: socfpga: add "u-boot,dm-pre-reloc" to socfpga_cyclone5_socdk dtsDinh Nguyen1-0/+3
2015-10-17arm: socfpga: enable data/inst prefetch and shared override in the L2Dinh Nguyen2-0/+14
2015-10-16arm: mmu: Add missing volatile for reading SCTLR registerAlison Wang1-1/+1
2015-10-15Merge branch 'master' of git://git.denx.de/u-boot-armTom Rini6-27/+55
2015-10-15pci: pcie_imx: Fix hang on mx6qpFabio Estevam1-0/+2
2015-10-15armv8/gic: Fix GIC v2 initializationThierry Reding1-1/+9
2015-10-15armv8/mmu: Set bits marked RES1 in TCRThierry Reding2-3/+7
2015-10-15armv8/mmu: Clean up TCR programmingThierry Reding1-2/+2
2015-10-14Merge remote-tracking branch 'u-boot/master'Albert ARIBAUD263-4693/+12323
2015-10-12ls102xa: Fix reset hangFabio Estevam1-0/+15
2015-10-11lpc32xx: fix calculation of HCLK PLL output clockVladimir Zapolskiy1-5/+5
2015-10-11lpc32xx: remove surplus clock cycle in PL175 WAIT_OEN configVladimir Zapolskiy1-1/+1
2015-10-11arndale: Apply Cortex-A15 errata #773022 and #774769Ian Campbell1-0/+14
2015-10-11ppc4xx: Remove lcd4_lwmon5 supportStefan Roese1-1/+0
2015-10-11Revert "powerpc: ppc4xx: remove lwmon5 support"Stefan Roese2-0/+11
2015-10-11vexpress64: fvp dram: add DRAM configurationRyan Harkin1-0/+9
2015-10-11dm: dts: ls1021a-twr: Enable DSPI2 on LS1021ATWRYuan Yao1-0/+16
2015-10-08Merge git://git.denx.de/u-boot-dmTom Rini1-0/+4
2015-10-05sandbox: Correct operaion of 'reset' commandSimon Glass1-0/+4
2015-10-03rockchip: Reconfigure the malloc based to point to system memorySjoerd Simons1-0/+7
2015-10-03Merge branch 'master' of git://git.denx.de/u-boot-fdtTom Rini2-6/+8
2015-10-03trats: fdt: disable unused DW MMCPrzemyslaw Marczak1-0/+4
2015-10-03mach-exynos: clock: restore calling dead exynos4_get_mmc_clk()Przemyslaw Marczak1-6/+4
2015-10-03sunxi: Add generic defconfigs for A23 Q8 tablets with 800x480 LCDHans de Goede2-1/+67
2015-10-02Merge branch 'master' of git://www.denx.de/git/u-boot-imxTom Rini5-135/+111
2015-10-02vf610: add support for Phytec PCM052Albert ARIBAUD \(3ADEV\)1-0/+5
2015-10-02vf610: refactor DDRMC codeAlbert ARIBAUD \\(3ADEV\\)3-135/+104
2015-10-02imx: mx6: correct enable_fec_anatop_clockPeng Fan1-0/+2
2015-09-30Merge git://git.denx.de/u-boot-marvellTom Rini2-15/+23
2015-10-01arm: mvebu: timer.c: Explicitly move "init_done" var to data sectionStefan Roese1-1/+1
2015-10-01arm: mvebu: Fix internal register config on A38xStefan Roese1-14/+22
2015-09-29Merge git://git.denx.de/u-boot-x86Tom Rini1-1/+2
2015-09-29sunxi: Add generic defconfigs for A33 Q8 tablets with 1024x600 / 800x480 LCDHans de Goede3-0/+150
2015-09-29sunxi: retrieve FEL-provided values to environment variablesBernhard Nortmann2-1/+7
2015-09-29sunxi: (mksunxiboot) signature to indicate "sunxi" SPL variantBernhard Nortmann1-1/+18
2015-09-29sunxi: move SPL-related definitions to platform-specific includeBernhard Nortmann1-12/+20
2015-09-29sunxi: Simplify spl board_init_f functionHans de Goede1-5/+0