aboutsummaryrefslogtreecommitdiff
path: root/arch/x86
AgeCommit message (Expand)AuthorFilesLines
2019-12-08x86: simplify ljmp to 32-bit codeMasahiro Yamada1-3/+1
2019-12-08x86: use data32 directive instead of macro for operand-size prefixMasahiro Yamada1-5/+3
2019-12-02common: Move board_get_usable_ram_top() out of common.hSimon Glass11-0/+11
2019-12-02common: Move enable/disable_interrupts out of common.hSimon Glass1-0/+1
2019-12-02common: Move interrupt functions into a new headerSimon Glass5-0/+5
2019-12-02common: Move ARM cache operations out of common.hSimon Glass1-0/+1
2019-12-02common: Move some cache and MMU functions out of common.hSimon Glass4-0/+4
2019-12-02common: Move checkcpu() out of common.hSimon Glass11-0/+11
2019-11-03x86: Quieten TPL's jump_to_image_no_args()Simon Glass1-1/+1
2019-11-03x86: Don't print CPU info in TPLSimon Glass1-5/+0
2019-11-03x86: Move CPU init to before spl_init()Simon Glass3-0/+10
2019-11-03x86: Add a CPU init function for TPLSimon Glass2-0/+17
2019-11-03x86: tpl: Add a fake PCI busSimon Glass1-0/+25
2019-11-03x86: spl: Support init of a PUNITSimon Glass2-0/+41
2019-11-03x86: timer: Use a separate flag for whether timer is initedSimon Glass1-0/+1
2019-10-15binman: x86: Separate out 16-bit reset and init codeSimon Glass1-0/+9
2019-10-11x86: Reduce resetvec sizeSimon Glass1-3/+0
2019-10-11x86: Drop RESET_SEG_SIZESimon Glass2-6/+0
2019-10-11x86: Drop RESET_BASESimon Glass1-1/+0
2019-10-11x86: Update Kconfig options for FSP1Simon Glass1-7/+7
2019-10-11x86: Add a function to find the size of an mrccache recordSimon Glass1-7/+8
2019-10-11x86: Panic when SPL or TPL failSimon Glass2-2/+2
2019-10-08x86: Use mtrr_commit() with FSP2Simon Glass1-7/+15
2019-10-08x86: cpu: Don't include the cpu driver in TPLSimon Glass1-1/+4
2019-10-08x86: Add a function to set variable MTRRsSimon Glass2-0/+50
2019-10-08x86: Refactor mtrr_commit() to allow for shared codeSimon Glass1-7/+12
2019-10-08x86: Allow the PCH and LPC uclasses to work with of-platdataSimon Glass1-0/+2
2019-10-08x86: Add new common CPU functions for turbo/burst modeSimon Glass2-0/+110
2019-10-08x86: Tidy up some duplicate MSR definesSimon Glass4-74/+54
2019-10-08x86: Add common functions for TDP and perf controlSimon Glass7-33/+52
2019-10-08x86: Use a common bus clock for Intel CPUsSimon Glass7-14/+10
2019-10-08x86: Add a common function to set CPU thermal targetSimon Glass4-41/+37
2019-10-08x86: Use a common definition of MSR_IA32_PERF_CTLSimon Glass4-5/+3
2019-10-08x86: pci: Drop the first parameter in pci_x86_r/w_config()Simon Glass4-28/+17
2019-10-08x86: Move acpi_s3.h to a common locationSimon Glass8-137/+7
2019-10-08x86: Rename turbo ratio MSR to MSR_TURBO_RATIO_LIMITSimon Glass2-3/+2
2019-10-08x86: Add various MTRR indexes and valuesSimon Glass2-0/+23
2019-10-08x86: Add more comments to the start-up codeSimon Glass3-3/+17
2019-10-08x86: Change condition for using CARSimon Glass2-2/+10
2019-10-08x86: fsp: Save usable RAM and hob_list in the handoff areaSimon Glass3-0/+24
2019-10-08x86: spl: Move broadwell-specific code out of generic x86 splSimon Glass3-5/+12
2019-10-08x86: spl: Reduce priority of the basic SPL image loaderSimon Glass3-6/+6
2019-10-08x86: spl: Use hang() instead of a while() loopSimon Glass2-4/+2
2019-10-08x86: pci: Add a function to clear and set PCI config regsSimon Glass2-0/+59
2019-10-08x86: Add binman symbols to the imageSimon Glass1-0/+6
2019-10-08x86: Move common Intel CPU info code into a functionSimon Glass4-14/+32
2019-10-08x86: fsp: Add access to variable MRC dataSimon Glass3-0/+23
2019-10-08x86: fsp: Add a few more definitions for FSP2Simon Glass1-1/+14
2019-10-08x86: fsp: Move common support functions into a common fileSimon Glass3-167/+177
2019-10-08x86: Move common fsp functions into a common fileSimon Glass5-97/+122
generated by cgit v1.1 at 2024-07-14 12:22:57 +0000