aboutsummaryrefslogtreecommitdiff
path: root/arch/x86
AgeCommit message (Expand)AuthorFilesLines
2015-04-30x86: Enable multi-core init for Minnowboard MAXSimon Glass1-0/+20
2015-04-30x86: Add a CPU driver for baytrailSimon Glass5-6/+227
2015-04-30x86: Allow CPUs to be set up after relocationSimon Glass3-0/+54
2015-04-30x86: Add functions to set and clear bits on MSRsSimon Glass1-0/+28
2015-04-30x86: Add multi-processor initSimon Glass11-7/+934
2015-04-29x86: Provide access to the IDTSimon Glass2-0/+7
2015-04-29x86: Store the GDT pointer in global_dataSimon Glass2-0/+2
2015-04-29x86: Add an mfence macroSimon Glass1-0/+5
2015-04-29x86: Add defines for fixed MTRRsSimon Glass1-0/+14
2015-04-29x86: Add atomic operationsSimon Glass1-0/+115
2015-04-29x86: Add support for the Simple Firmware Interface (SFI)Simon Glass5-0/+311
2015-04-29x86: Disable -WerrorSimon Glass1-1/+1
2015-04-29x86: Remove unwanted MMC debuggingSimon Glass1-1/+0
2015-04-29x86: fsp: Use reset_cpu()Simon Glass1-7/+0
2015-04-29x86: quark: Use reset_cpu()Simon Glass1-1/+1
2015-04-29x86: ivybridge: Use reset_cpu()Simon Glass3-15/+6
2015-04-29x86: Implement reset_cpu() correctly for modern CPUsSimon Glass2-13/+28
2015-04-29x86: link: Add PCH driver to support SPI FlashSimon Glass2-1/+12
2015-04-29x86: minnowmax: use the correct NOR in the configurationGabriel Huau1-1/+1
2015-04-29x86: Correct the typo in write_tables()Bin Meng1-1/+1
2015-04-29x86: Kconfig: Move DM_SPI & DM_SPI_FLASH to arch/KconfigBin Meng1-6/+0
2015-04-29x86: Kconfig: MARK_GRAPHICS_MEM_WRCOMB cosmeticsBin Meng1-4/+4
2015-04-29x86: Kconfig: Move platform options forwardBin Meng1-10/+9
2015-04-29x86: Kconfig: Divide the target selection to vendor/modelBin Meng1-79/+13
2015-04-29x86: quark: Turn on legacy segments decodeBin Meng2-0/+19
2015-04-29x86: Check PIRQ routing table sanity in the F segmentBin Meng1-5/+13
2015-04-29x86: minnowmax: add GPIO banks in the device treeGabriel Huau1-0/+42
2015-04-29x86: baytrail: fix the GPIOBASE addressGabriel Huau1-1/+1
2015-04-29x86: queensbay: Implement PIRQ routingBin Meng7-4/+440
2015-04-29x86: Support platform PIRQ routingBin Meng4-0/+300
2015-04-29x86: Write configuration tables in last_stage_init()Bin Meng4-0/+90
2015-04-29x86: Add a function to assign IRQ numbers to PCI deviceBin Meng2-0/+35
2015-04-29x86: Install a default e820 table in the __weak install_e820_map()Bin Meng1-7/+22
2015-04-29x86: Clean up arch/x86/include/asm/e820.hBin Meng1-131/+2
2015-04-29x86: Add alias for SPI node in the board dtsBin Meng3-2/+11
2015-04-29x86: Set serial port IRQ for SMSC LPC47MBin Meng1-0/+3
2015-04-29x86: queensbay: Avoid using PCH prefixBin Meng2-4/+3
2015-04-29x86: Remove the old VGA driverBin Meng2-206/+0
2015-04-18sandbox: Move CONFIG_SYS_VSNPRINTF to KconfigSimon Glass1-0/+3
2015-04-18Kconfig: Move CONFIG_BOOTSTAGE to KconfigSimon Glass2-1/+10
2015-04-18dm: select CONFIG_DM* optionsMasahiro Yamada1-12/+0
2015-04-18x86: chromebook_link: dts: Add PCH and LPC devicesSimon Glass3-33/+52
2015-04-18dm: x86: Add a uclass for an Low Pin Count (LPC) deviceSimon Glass2-0/+29
2015-04-18dm: x86: Add a uclass for a Platform Controller HubSimon Glass3-9/+29
2015-04-18dm: x86: spi: Convert ICH SPI driver to driver modelSimon Glass5-20/+25
2015-04-18dm: x86: pci: Convert chromebook_link to use driver model for pciSimon Glass6-67/+59
2015-04-18dm: x86: pci: Convert coreboot to use driver model for pciSimon Glass2-47/+23
2015-04-18dm: x86: pci: Add a PCI driver for driver modelSimon Glass3-0/+50
2015-04-16x86: Split up arch_cpu_init()Simon Glass1-0/+8
2015-04-16x86: Add a x86_ prefix to the x86-specific PCI functionsSimon Glass20-187/+191
generated by cgit v1.1 at 2024-08-11 17:55:57 +0000