aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv
AgeCommit message (Expand)AuthorFilesLines
2021-11-08riscv: add #define in asm/io.h for some device driversWei Fu1-0/+4
2021-11-08riscv: function to retrieve SBI implementation versionHeinrich Schuchardt2-0/+20
2021-10-20riscv: Avoid io read/write cause wrong resultNick Hu1-9/+9
2021-10-18riscv: Remove OF_PRIOR_STAGE from RISC-V boardsIlias Apalodimas3-11/+3
2021-10-13fdtdec: Support reserved-memory flagsThierry Reding1-1/+1
2021-10-13fdtdec: Support compatible string list for reserved memoryThierry Reding1-1/+1
2021-10-08image: Drop IMAGE_ENABLE_OF_LIBFDTSimon Glass1-2/+2
2021-10-07riscv: ae350: enable Coherence Manager for ae350Leo Yu-Chi Liang1-0/+42
2021-10-07sysreset: provide SBI based sysreset driverHeinrich Schuchardt3-1/+25
2021-10-07riscv: add missing SBI extension definitionsHeinrich Schuchardt1-2/+37
2021-10-07riscv: Fix setting no-map in reserved memory nodesSamuel Holland1-4/+1
2021-09-23lmb: riscv: Add arch_lmb_reserve()Marek Vasut1-0/+13
2021-09-16Merge tag 'v2021.10-rc4' into nextTom Rini14-141/+75
2021-09-07riscv: lib: modify the indentZong Li1-1/+1
2021-09-07board: sifive: use ccache driver instead of helper functionZong Li8-140/+4
2021-09-07riscv: lib: implement enable_caches for sifive cacheZong Li3-0/+33
2021-09-07common: board_r: support enable_caches for RISC-VZong Li1-0/+4
2021-09-07riscv: show code leading to exceptionHeinrich Schuchardt1-0/+33
2021-08-31Kconfig: Remove all default n/no optionsMichal Simek1-2/+0
2021-08-31Finish converting CONFIG_SYS_CACHELINE_SIZE to KconfigTom Rini1-0/+2
2021-08-17riscv: cpu: fu740: Fix typo of dateZong Li1-1/+1
2021-08-14efi_loader: add Linux magic to RISC-V crt0Heinrich Schuchardt1-2/+5
2021-07-28i2c: Rename SPL/TPL_I2C_SUPPORT to I2CSimon Glass1-1/+1
2021-07-21board: sifive: drop stuff related to unmatched revision 1Zong Li4-1501/+1
2021-07-21riscv: booti: do not force relocation if force_reloc is not setVitaly Wool1-1/+6
2021-07-07riscv: dts: add OpenPiton RISC-V board dts supportTianrui Wei1-2/+2
2021-07-06riscv: dts: add dts for unmatched rev1Zong Li4-1/+1501
2021-07-06board: sifive: Add an interface to get PCB revisionZong Li1-0/+15
2021-07-06riscv: sifive: fu740: Support i2c in splZong Li2-0/+5
2021-07-06riscv: sifive: fu740: kconfig: Enable support for Opencores I2C controllerZong Li1-0/+2
2021-07-06board: riscv: add openpiton-riscv64 SoC supportTianrui Wei3-0/+158
2021-06-28Merge tag 'v2021.07-rc5' into nextTom Rini4-8/+64
2021-06-17k210: dts: Set PLL1 to the same rate as PLL0Sean Anderson1-0/+2
2021-06-17riscv: andes_plic: Fix riscv_get_ipi() maskBin Meng1-1/+3
2021-06-17riscv: ae350: dts: Add missing "u-boot, dm-spl" for SPL configBin Meng3-0/+54
2021-06-17riscv: ae350: dts: Fix #interrupt-cells for plic0 in 32-bitBin Meng1-1/+1
2021-06-17riscv: ae350: dts: Remove the unnecessary #address-cells in plic nodesBin Meng2-4/+0
2021-06-17riscv: ae350: dts: Remove the unnecessary space in bootargsBin Meng2-2/+2
2021-06-17riscv: ae350: dts: Add SPDX license headerBin Meng2-0/+4
2021-05-31riscv: cpu: fu740: clear feature disable CSRGreen Wan1-0/+15
2021-05-31board: sifive: add HiFive Unmatched board supportGreen Wan1-0/+4
2021-05-31riscv: dts: add SiFive Unmatched board supportGreen Wan4-0/+1790
2021-05-31riscv: dts: add fu740 supportGreen Wan2-0/+434
2021-05-31drivers: clk: add fu740 supportGreen Wan1-1/+1
2021-05-31riscv: cpu: fu740: Add support for cpu fu740Green Wan12-0/+281
2021-05-24treewide: Convert macro and uses of __section(foo) to __section("foo")Marek BehĂșn1-2/+2
2021-05-19riscv: Drop USE_SPL_FIT_GENERATORBin Meng1-100/+0
2021-05-19riscv: ae350: Switch to use binman to generate u-boot.itbBin Meng2-0/+4
2021-05-19riscv: qemu: Switch to use binman to generate u-boot.itbBin Meng4-0/+18
2021-05-19riscv: dts: Sort build targets in alphabetical orderBin Meng1-1/+1