aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv/lib
AgeCommit message (Expand)AuthorFilesLines
2022-04-06riscv: provide missing base extension functionsHeinrich Schuchardt1-0/+65
2022-03-10event: Convert arch_cpu_init_dm() to use eventsSimon Glass1-1/+2
2022-01-15efi_loader: fix SectionAlignment, FileAlignmentHeinrich Schuchardt3-6/+7
2022-01-15riscv: revert Complete efi header for RV32/64Heinrich Schuchardt1-10/+0
2021-11-08riscv: function to retrieve SBI implementation versionHeinrich Schuchardt1-0/+19
2021-10-13fdtdec: Support reserved-memory flagsThierry Reding1-1/+1
2021-10-13fdtdec: Support compatible string list for reserved memoryThierry Reding1-1/+1
2021-10-08image: Drop IMAGE_ENABLE_OF_LIBFDTSimon Glass1-2/+2
2021-10-07sysreset: provide SBI based sysreset driverHeinrich Schuchardt1-0/+12
2021-10-07riscv: Fix setting no-map in reserved memory nodesSamuel Holland1-4/+1
2021-09-23lmb: riscv: Add arch_lmb_reserve()Marek Vasut1-0/+13
2021-09-07riscv: lib: implement enable_caches for sifive cacheZong Li2-0/+28
2021-09-07common: board_r: support enable_caches for RISC-VZong Li1-0/+4
2021-09-07riscv: show code leading to exceptionHeinrich Schuchardt1-0/+33
2021-08-14efi_loader: add Linux magic to RISC-V crt0Heinrich Schuchardt1-2/+5
2021-07-21riscv: booti: do not force relocation if force_reloc is not setVitaly Wool1-1/+6
2021-06-17riscv: andes_plic: Fix riscv_get_ipi() maskBin Meng1-1/+3
2021-05-19riscv: Drop USE_SPL_FIT_GENERATORBin Meng1-100/+0
2021-05-17riscv: Fix memmove and optimise memcpy when misalignBin Meng2-142/+257
2021-05-17riscv: Fix arch_fixup_fdt always failing without /chosenSean Anderson1-4/+7
2021-05-17riscv: Split SiFive CLINT support between SPL and U-Boot properBin Meng1-1/+1
2021-04-20Add support for stack-protectorJoel Peshkin1-0/+1
2021-04-08riscv: assembler versions of memcpy, memmove, memsetHeinrich Schuchardt4-0/+289
2021-04-08riscv: simplify longjmpHeinrich Schuchardt1-6/+2
2021-02-02common: Drop asm/global_data.h from common headerSimon Glass9-0/+9
2021-01-05Merge tag 'dm-pull-5jan21' of git://git.denx.de/u-boot-dm into nextWIP/05Jan2021-nextTom Rini1-1/+1
2021-01-05dm: Rename DM_GET_DRIVER() to DM_DRIVER_GET()Simon Glass1-1/+1
2020-12-14riscv: Complete efi header for RV32/64Leo Yu-Chi Liang1-0/+10
2020-12-14riscv: Fix efi header size for RV32Leo Yu-Chi Liang1-3/+14
2020-12-14riscv: Fix efi header for RV32Atish Patra1-1/+6
2020-12-14riscv: reset after crashHeinrich Schuchardt1-4/+4
2020-10-26riscv: Move timer portions of SiFive CLINT to drivers/timerSean Anderson1-39/+2
2020-10-26riscv: Move Andes PLMT driver to drivers/timerSean Anderson2-51/+0
2020-10-22timer: Return count from timer_ops.get_countSean Anderson2-8/+4
2020-10-05Merge branch 'next'Tom Rini8-126/+98
2020-09-30riscv: Ensure gp is NULL or points to valid dataSean Anderson1-1/+2
2020-09-30riscv: Use a valid bit to ignore already-pending IPIsSean Anderson1-2/+14
2020-09-30riscv: Match memory barriers between send_ipi_many and handle_ipiSean Anderson1-0/+2
2020-09-30riscv: Rework Sifive CLINT as UCLASS_TIMER driverSean Anderson1-28/+34
2020-09-30riscv: Clean up initialization in Andes PLICSean Anderson1-33/+25
2020-09-30riscv: Rework Andes PLMT as a UCLASS_TIMER driverSean Anderson1-23/+21
2020-09-30riscv: Rework riscv timer driver to only support S-modeSean Anderson2-39/+0
2020-09-28riscv: restore global data pointer in trap handlerHeinrich Schuchardt1-0/+3
2020-09-22fdtdec: optionally add property no-map to created reserved memory nodeEtienne Carriere1-1/+1
2020-08-25cmd: provide command sbiHeinrich Schuchardt1-0/+36
2020-08-25riscv: fix building with CONFIG_SPL_SMP=nHeinrich Schuchardt1-1/+1
2020-08-14riscv: additional crash informationHeinrich Schuchardt1-22/+35
2020-08-14riscv: remove redundant logical constraint.Heinrich Schuchardt1-1/+1
2020-08-14riscv: Call spl_board_init_f() in the generic SPL board_init_f()Bin Meng1-0/+9
2020-07-24Revert "riscv: Allow use of reset drivers"Bin Meng1-2/+0