aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv/lib
AgeCommit message (Expand)AuthorFilesLines
2023-11-02riscv: allow resume after exceptionHeinrich Schuchardt1-0/+13
2023-11-02riscv: Weakly define invalidate_icache_range()Samuel Holland1-1/+1
2023-10-24riscv: Remove common.h usageTom Rini15-16/+3
2023-10-19riscv: Add Zbb support for building U-BootYu Chien Peter Lin4-0/+279
2023-10-19riscv: andes: Rearrange Andes PLICSW to single-bit-per-hart strategyRandolph1-13/+11
2023-10-04riscv: bootstage: correct bootstage_report guardChanho Park1-1/+1
2023-10-02Merge branch 'next'Tom Rini2-1/+2
2023-09-24common: Drop linux/printk.h from common headerSimon Glass1-0/+1
2023-09-05risc-v: implement DBCN write byteHeinrich Schuchardt1-0/+16
2023-08-31event: Convert existing spy records to simpleSimon Glass1-1/+1
2023-07-12riscv: Rename SiFive CLINT to RISC-V ALINTBin Meng2-9/+9
2023-07-12riscv: clint: Update the sifive clint ipi driver to support aclintBin Meng1-1/+20
2023-07-06riscv: andes_plicsw: Fix IPI during OpenSBI invocationYu Chien Peter Lin1-3/+22
2023-03-06riscv: semihosting: replace inline assembly with assembly fileAndre Przywara2-24/+22
2023-02-10Correct SPL uses of LMBSimon Glass1-1/+1
2023-02-01riscv: memcpy: check src and dst before copyRick Chen1-0/+2
2022-12-29efi_loader: set IMAGE_FILE_LARGE_ADDRESS_AWAREHeinrich Schuchardt1-5/+12
2022-12-08arch/riscv: add semihosting support for RISC-VKautuk Consul3-0/+51
2022-11-03riscv: Rename Andes PLIC to PLICSWYu Chien Peter Lin2-14/+14
2022-10-20riscv: andes_plic.c: use modified IPI schemeYu Chien Peter Lin1-3/+4
2022-09-29dm: core: Drop ofnode_is_available()Simon Glass2-2/+2
2022-09-29treewide: Drop bootm_headers_t typedefSimon Glass1-4/+4
2022-09-26riscv: Introduce AVAILABLE_HARTSRick Chen2-0/+4
2022-09-26spl: introduce SPL_XIP to configNikita Shubin2-2/+2
2022-07-26zynqmp: Run board_get_usable_ram_top() only on main U-BootAshok Reddy Soma1-1/+1
2022-07-26arm: riscv: Remove additional ifdef from code guarded by CONFIG_IS_ENABLEDMichal Simek1-2/+0
2022-04-06riscv: provide missing base extension functionsHeinrich Schuchardt1-0/+65
2022-03-10event: Convert arch_cpu_init_dm() to use eventsSimon Glass1-1/+2
2022-01-15efi_loader: fix SectionAlignment, FileAlignmentHeinrich Schuchardt3-6/+7
2022-01-15riscv: revert Complete efi header for RV32/64Heinrich Schuchardt1-10/+0
2021-11-08riscv: function to retrieve SBI implementation versionHeinrich Schuchardt1-0/+19
2021-10-13fdtdec: Support reserved-memory flagsThierry Reding1-1/+1
2021-10-13fdtdec: Support compatible string list for reserved memoryThierry Reding1-1/+1
2021-10-08image: Drop IMAGE_ENABLE_OF_LIBFDTSimon Glass1-2/+2
2021-10-07sysreset: provide SBI based sysreset driverHeinrich Schuchardt1-0/+12
2021-10-07riscv: Fix setting no-map in reserved memory nodesSamuel Holland1-4/+1
2021-09-23lmb: riscv: Add arch_lmb_reserve()Marek Vasut1-0/+13
2021-09-07riscv: lib: implement enable_caches for sifive cacheZong Li2-0/+28
2021-09-07common: board_r: support enable_caches for RISC-VZong Li1-0/+4
2021-09-07riscv: show code leading to exceptionHeinrich Schuchardt1-0/+33
2021-08-14efi_loader: add Linux magic to RISC-V crt0Heinrich Schuchardt1-2/+5
2021-07-21riscv: booti: do not force relocation if force_reloc is not setVitaly Wool1-1/+6
2021-06-17riscv: andes_plic: Fix riscv_get_ipi() maskBin Meng1-1/+3
2021-05-19riscv: Drop USE_SPL_FIT_GENERATORBin Meng1-100/+0
2021-05-17riscv: Fix memmove and optimise memcpy when misalignBin Meng2-142/+257
2021-05-17riscv: Fix arch_fixup_fdt always failing without /chosenSean Anderson1-4/+7
2021-05-17riscv: Split SiFive CLINT support between SPL and U-Boot properBin Meng1-1/+1
2021-04-20Add support for stack-protectorJoel Peshkin1-0/+1
2021-04-08riscv: assembler versions of memcpy, memmove, memsetHeinrich Schuchardt4-0/+289
2021-04-08riscv: simplify longjmpHeinrich Schuchardt1-6/+2