aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv/dts
AgeCommit message (Expand)AuthorFilesLines
2021-05-31riscv: dts: add SiFive Unmatched board supportGreen Wan4-0/+1790
2021-05-31riscv: dts: add fu740 supportGreen Wan2-0/+434
2021-05-19riscv: ae350: Switch to use binman to generate u-boot.itbBin Meng2-0/+4
2021-05-19riscv: qemu: Switch to use binman to generate u-boot.itbBin Meng3-0/+17
2021-05-19riscv: dts: Sort build targets in alphabetical orderBin Meng1-1/+1
2021-05-19riscv: sifive: unleashed: Switch to use binman to generate u-boot.itbBin Meng2-0/+71
2021-05-14riscv: Don't reserve AI ram in k210 dtsSean Anderson1-12/+0
2021-05-14riscv: k210: Use AI as the parent clock of aisram, not PLL1Sean Anderson1-1/+1
2021-05-14riscv: k210: Rename airam to aisramSean Anderson1-2/+2
2021-05-14riscv: Enable some devices pre-relocationSean Anderson1-0/+4
2021-04-08riscv: dts: mpfs-icicle-kit: Drop 'clock-frequency' in the uart nodesBin Meng1-4/+0
2021-04-08riscv: sifive: Rename fu540 board to unleashedBin Meng1-1/+1
2021-04-08riscv: Add watchdog bindings for the k210Sean Anderson1-1/+0
2021-02-25riscv: k210: Enable QSPI for spi3Sean Anderson1-0/+2
2021-01-18riscv: dts: Add device tree for Microchip Icicle KitPadmarao Begari3-0/+436
2020-12-18riscv: Add device tree bindings for SPISean Anderson2-1/+47
2020-12-18spi: dw: Add SoC-specific compatible stringsSean Anderson1-5/+8
2020-10-26riscv: fu540: dts: Correct reg size of clint nodePragnesh Patel1-1/+1
2020-10-26riscv: k210: Reduce DMA block sizeSean Anderson1-2/+2
2020-10-08riscv: add DT binding for BOOT button on Maix boardHeinrich Schuchardt1-0/+11
2020-10-08riscv: Add pinmux and gpio bindings for Kendryte K210Sean Anderson2-0/+116
2020-09-30riscv: Update SiFive device tree for new CLINT driverSean Anderson2-2/+10
2020-09-30riscv: Update Kendryte device tree for new CLINT driverSean Anderson1-3/+4
2020-08-04fu540: dtsi: add reset producer and consumer entriesSagar Shrikant Kadam1-0/+12
2020-07-24riscv: dts: hifive-unleashed-a00: Make memory node available to SPLBin Meng1-0/+4
2020-07-24sifive: fu540: Add Booting from SPIJagan Teki1-0/+12
2020-07-06Merge branch 'next'Tom Rini4-0/+646
2020-07-03riscv: sifive: fu540: enable all cache ways from U-Boot properPragnesh Patel1-0/+4
2020-07-02riscv: fu540: dts: Correct reg size of otp and dmc nodesBin Meng1-2/+2
2020-07-02riscv: fu540: dts: Remove the unnecessary space in the cpu2_intc nodeBin Meng1-1/+1
2020-07-01riscv: dts: hifive-unleashed-a00: add cpu aliasesSagar Shrikant Kadam1-0/+4
2020-07-01riscv: Add device tree for K210 and Sipeed Maix BitMSean Anderson3-0/+642
2020-06-04riscv: sifive: fu540: add SPL configurationPragnesh Patel1-0/+5
2020-06-04riscv: dts: sifive: Sync hifive-unleashed-a00 dts from linuxPragnesh Patel2-1/+45
2020-06-04riscv: sifive: dts: fu540: set ethernet clock ratePragnesh Patel1-0/+5
2020-06-04riscv: sifive: dts: fu540: add U-Boot dmc nodePragnesh Patel1-0/+9
2020-06-04sifive: dts: fu540: Add DDR controller and phy register settingsPragnesh Patel1-0/+1489
2020-06-04riscv: sifive: dts: fu540: Add board -u-boot.dtsi filesPragnesh Patel2-0/+76
2020-06-04riscv: sifive: fu540: Use OTP DM driver for serial environment variablePragnesh Patel2-0/+16
2020-04-30sifive: fu540: Enable spi-nor flash supportJagan Teki1-0/+1
2020-04-30riscv: dts: hifive-unleashed-a00: Add -u-boot.dtsiJagan Teki1-0/+10
2019-12-10riscv: dts: Add #address-cells and #size-cells in nor nodeRick Chen2-2/+6
2019-12-10riscv: dts: Support four cores SMPRick Chen2-6/+108
2019-12-10riscv: dts: Add hifive-unleashed-a00 dts from LinuxJagan Teki3-0/+348
2019-09-03riscv: dts: move out AE350 L2 node from cpus nodeRick Chen2-12/+22
2019-04-12dts: switch spi-flash to jedec, spi-nor compatibleNeil Armstrong2-2/+2
2019-04-08riscv: dts: fix CONFIG_DEFAULT_DEVICE_TREE failureRick Chen1-0/+2
2019-04-08riscv: dts: ae350 support SMPRick Chen2-44/+118
2018-12-18riscv: Remove ae350.dtsBin Meng1-229/+0
2018-11-26riscv: dts: Add ae350_32.dts for RV32IRick Chen3-1/+458