aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv/dts
AgeCommit message (Expand)AuthorFilesLines
2023-12-18Merge branch 'next' of https://source.denx.de/u-boot/custodians/u-boot-riscv ...WIP/18Dec2023-nextTom Rini3-0/+113
2023-12-18riscv: Add support for AMD/Xilinx MicroBlaze VMichal Simek2-0/+108
2023-12-18riscv: dts: jh7110: Add a gpio-restart nodeJaehoon Chung1-0/+5
2023-12-06riscv: binman: fix the load field formatRandolph1-10/+4
2023-12-05riscv: dts: jh7110: Add watchdog device tree nodeChanho Park1-0/+10
2023-11-02riscv: dts: jh7110: Add rng device tree nodeChanho Park1-0/+10
2023-10-22sunxi: dts: arm: add T113s/D1 DT files from Linux-v6.6-rc6Andre Przywara2-0/+942
2023-10-19riscv: dts: binman: add condition for opensbi os bootRandolph1-0/+24
2023-10-19riscv: binman: Fix compilation errorMayuresh Chitale1-4/+10
2023-10-04configs: andes: add vender prefix for target nameRandolph1-1/+1
2023-10-02Merge branch 'next'Tom Rini1-0/+11
2023-09-20riscv: dts: starfive: generate u-boot-spl.bin.normal.outHeinrich Schuchardt1-0/+11
2023-09-05riscv: jh7110: enable riscv,timer in the device treeTorsten Duwe1-0/+9
2023-08-10riscv: dts: starfive: Enable pcie0 dts nodeMinda Chen1-1/+1
2023-08-02riscv: dts: starfive: Enable PCIe host controllerMason Huo2-0/+85
2023-07-24riscv: dts: jh7110: Add clock source from PLLXingyu Wu3-6/+9
2023-07-24riscv: dts: jh7110: Add PLL clock controller nodeXingyu Wu1-1/+7
2023-07-12riscv: dts: t-head: Add basic device tree for Sipeed Lichee PI 4A boardYixun Lan4-0/+473
2023-07-12riscv: dts: starfive: Add support eeprom device tree nodeYanhong Wang2-0/+20
2023-07-12riscv: dts: jh7110: Combine the board device tree files of 1.2A and 1.3BYanhong Wang5-86/+26
2023-07-12riscv: dts: jh7110: Add ethernet device tree nodesYanhong Wang2-0/+103
2023-07-06riscv: dts: sync mpfs-icicle devicetree with linuxConor Dooley3-302/+387
2023-07-06riscv: dts: drop microchip from dts filenamesConor Dooley4-2/+2
2023-04-20riscv: dts: jh7110: Add initial StarFive VisionFive v2 board device treeYanhong Wang6-1/+483
2023-04-20riscv: dts: jh7110: Add initial u-boot device treeYanhong Wang1-0/+99
2023-04-20riscv: dts: jh7110: Add initial StarFive JH7110 device treeYanhong Wang1-0/+573
2023-02-27Merge tag 'v2023.04-rc3' into nextTom Rini4-3/+4
2023-02-17riscv: binman: Add help message for missing blobsRick Chen1-0/+1
2023-02-17riscv: Rename Andes cpu and board namesLeo Yu-Chi Liang1-1/+1
2023-02-17riscv: ae350: dts: Update L2 cache compatible stringYu Chien Peter Lin2-2/+2
2023-02-14dm: dts: Convert driver model tags to use new schemaSimon Glass7-71/+71
2022-11-15riscv: dts: fix the mpfs's reference clock frequencyConor Dooley2-8/+10
2022-11-03riscv: dts: Add QSPI NAND device nodePadmarao Begari1-0/+16
2022-11-03riscv: dts: Update memory configurationPadmarao Begari1-58/+17
2022-11-03riscv: Rename Andes PLIC to PLICSWYu Chien Peter Lin3-7/+7
2022-10-31Rename CONFIG_SYS_TEXT_BASE to CONFIG_TEXT_BASESimon Glass1-1/+1
2022-09-06riscv: dts: sifive: Synchronize FU740 and Unmatched DTIcenowy Zheng2-88/+59
2022-09-06dt-bindings: clock: sifive: sync FU740 PRCI clock binding headerIcenowy Zheng2-22/+22
2022-09-05riscv: dts: Sync important Unmatched pmic and qspi0 changes from LinuxJessica Clarke1-1/+14
2022-03-15k210: dts: align plic node with LinuxNiklas Cassel1-2/+2
2022-03-15k210: dts: align fpioa node with LinuxDamien Le Moal1-2/+1
2022-03-15k210: dts: add missing power bus clocksDamien Le Moal1-23/+53
2022-03-15k210: use the board vendor name rather than the marketing nameDamien Le Moal2-50/+51
2022-02-09dts: automatically build necessary .dtb filesRasmus Villemoes1-0/+2
2021-12-23riscv: qemu: Split devicetree files for qemu_riscv32/64Simon Glass3-1/+15
2021-12-02riscv: Support booting SiFive Unmatched from SPI.Thomas Skibo1-0/+11
2021-12-02riscv: dts: Split Microchip device treePadmarao Begari2-389/+700
2021-10-18riscv: Remove OF_PRIOR_STAGE from RISC-V boardsIlias Apalodimas1-3/+3
2021-07-21board: sifive: drop stuff related to unmatched revision 1Zong Li4-1501/+1
2021-07-07riscv: dts: add OpenPiton RISC-V board dts supportTianrui Wei1-2/+2