aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/mach-socfpga/include
AgeCommit message (Expand)AuthorFilesLines
2024-03-18arch: arm: Agilex5 enablementJit Loon Lim5-7/+73
2024-01-11mach-socfpga: do not overlap defines with lwipMaxim Uvarov1-6/+0
2021-12-17arm: socfpga: arria10: Enable double peripheral RBF configurationTien Fong Chee1-0/+2
2021-12-17arm: socfpga: arria10: Reset MPFE NoC after program periph / combined RBFTien Fong Chee3-2/+13
2021-12-17arm: socfpga: arria10: Setting image magic value to romcode initswstate regTien Fong Chee1-1/+2
2021-09-30WS cleanup: remove SPACE(s) followed by TABWolfgang Denk1-8/+8
2021-08-25ddr: altera: Add SDRAM driver for Intel N5X deviceTien Fong Chee2-1/+15
2021-08-25arm: socfpga: Add clock manager for Intel N5X deviceSiew Chin Lim2-0/+14
2021-08-25arm: socfpga: Move cm_get_mpu_clk_hz function declaration to clock_manager.hSiew Chin Lim5-5/+1
2021-08-24arm: socfpga: Add handoff data support for Intel N5X deviceTien Fong Chee1-5/+33
2021-08-24arm: socfpga: Add base address for Intel N5X deviceSiew Chin Lim1-1/+2
2021-08-24arm: socfpga: Changed base_addr_s10.h to base_addr_soc64.hSiew Chin Lim1-4/+4
2021-04-08arm: socfpga: smc: Add function to get usercodeSiew Chin Lim1-0/+1
2021-04-08arm: socfpga: Changed to store QSPI reference clock in kHzSiew Chin Lim2-1/+19
2021-04-08arm: socfpga: Move Stratix10 and Agilex clock manager common codeSiew Chin Lim4-4/+1
2021-04-08arm: socfpga: Restructure Stratix10 and Agilex handoff codeSiew Chin Lim2-5/+22
2021-04-08arm: socfpga: Rearrange sequence of macros in handoff_soc64.hSiew Chin Lim1-10/+12
2021-04-08arm: socfpga: Rename Stratix10 and Agilex handoff common macrosSiew Chin Lim2-39/+39
2021-03-15Merge tag 'v2021.04-rc4' into nextTom Rini4-4/+66
2021-03-08arm: socfpga: soc64: Support Vendor Authorized Boot (VAB)Siew Chin Lim2-0/+64
2021-03-08arm: socfpga: Move Stratix10 and Agilex to use TARGET_SOCFPGA_SOC64Siew Chin Lim2-4/+2
2021-03-02reset: Remove addr parameter from reset_cpu()Harald Seiler1-1/+1
2021-01-15arm: socfpga: Add secure register access helper functions for SoC 64bitsSiew Chin Lim1-0/+19
2021-01-15arm: socfpga: soc64: Add SMC helper function for Intel SOCFPGA (64bits)Chee Hong Ang1-0/+13
2020-10-21arm: socfpga: fix Gen5 enable of EMAC via FPGARalph Siemsen1-2/+2
2020-10-09arm: socfpga: mailbox: Update mailbox response codesLey Foon Tan1-2/+36
2020-10-09arm: socfpga: soc64: Document down boot_scratch_cold register usageChin Liang See1-0/+8
2020-10-09arm: socfpga: soc64: Show reset state in SPLChee Hong Ang1-0/+1
2020-10-09arm: socfpga: soc64: Add SDM triggered warm reset bit maskChee Hong Ang1-2/+9
2020-09-03arm: socfpga: soc64: Check FPGA Config status register before bridge resetChee Hong Ang2-1/+10
2020-07-01socfpga: Mark socfpga_fpga_add() as static inline in the non-FPGA caseTom Rini1-1/+1
2020-05-18common: Drop linux/bitops.h from common headerSimon Glass11-0/+16
2020-05-18Use __ASSEMBLY__ as the assembly macrosSimon Glass4-6/+6
2020-04-27arm: socfpga: stratix10: Fix incorrect CLKMGR_S10_PERPLL_BYPASS offsetLey Foon Tan1-1/+1
2020-03-31arm: socfpga: Add onchip RAM size macroLey Foon Tan2-0/+4
2020-02-05ddr: altera: Add DDR2 support to Gen5 driverMarek Vasut1-9/+37
2020-01-07arm: socfpga: stratix10: Enable SMMU accessThor Thayer1-0/+7
2020-01-07arm: agilex: Add clock handoff offset for AgilexLey Foon Tan1-2/+7
2020-01-07arm: socfpga: agilex: Add clock wrapper functionsLey Foon Tan2-0/+16
2020-01-07arm: socfpga: Fix CLKMGR_INTOSC_HZ to 400MHzLey Foon Tan1-3/+1
2020-01-07arm: socfpga: Move Stratix10 and Agilex clock manager common codeLey Foon Tan2-13/+26
2020-01-07arm: socfpga: agilex: Add system manager supportLey Foon Tan1-1/+2
2020-01-07arm: socfpga: Move Stratix10 and Agilex system manager common codeLey Foon Tan3-125/+124
2020-01-07arm: socfpga: agilex: Add reset manager supportLey Foon Tan1-1/+2
2020-01-07arm: socfpga: Move Stratix10 and Agilex reset manager common codeLey Foon Tan3-96/+39
2020-01-07arm: socfpga: Move firewall code to firewall fileLey Foon Tan1-4/+6
2020-01-07arm: socfpga: agilex: Add base address for Intel Agilex SoCLey Foon Tan1-0/+4
2020-01-07arm: socfpga: Convert clock manager from struct to definesLey Foon Tan4-215/+147
2020-01-07arm: socfpga: Convert system manager from struct to definesLey Foon Tan4-285/+118
2020-01-07arm: socfpga: Convert reset manager from struct to definesLey Foon Tan5-75/+26
generated by cgit v1.1 at 2024-07-13 14:46:15 +0000