aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/cpu
AgeCommit message (Expand)AuthorFilesLines
2016-05-25exynos: pwm: Add a driver for the exynos5 PWMSimon Glass1-0/+3
2016-05-24Merge branch 'master' of git://git.denx.de/u-boot-fsl-qoriqTom Rini5-8/+57
2016-05-24ARM64: zynqmp: Add SPL support supportMichal Simek2-0/+108
2016-05-23ARM: fix ifdef in ARMv8 lowlevel_init() againMasahiro Yamada1-1/+1
2016-05-18armv7: ls102xa: spl: fix the macro name of MMC modeQianyu Gong1-1/+1
2016-05-18armv8: fsl-layerscape: spl: fix the macro name of MMC modeQianyu Gong1-1/+1
2016-05-18armv8: fsl-layerscape: spl: remove duplicate init_early_memctl_regs()Qianyu Gong1-3/+0
2016-05-18armv8: fsl-layerscape: Remove unnecessary flushing dcacheAlison Wang1-3/+0
2016-05-17armv8/fdt: add fixup_crypto_nodeAlex Porosanu1-0/+19
2016-05-17armv8/ls1043: Add workaround for DDR erratum A-008850Shengzhou Liu1-0/+36
2016-05-17imx: imx7d: fix ahb clock mux 1Stefan Agner1-1/+1
2016-05-06ARM: am33xx: Fix DDR initialization delaysRuss Dill1-0/+1
2016-05-06ARM: fix ifdefs in ARMv8 lowlevel_init()Stephen Warren1-0/+2
2016-05-05Fix various typos, scattered over the code.Robert P. J. Day1-1/+1
2016-05-02Revert "omap3: Use raw SPL by default for mmc1"Tom Rini1-0/+2
2016-04-25ARM: DRA7: Add ABB setup for all domainsNishanth Menon3-0/+40
2016-04-25ARM: OMAP5: Enable ABB configuration for MM voltage domainNishanth Menon3-0/+14
2016-04-25ARM: OMAP5/DRA7: Move ABB TXDONE mask to voltage structureNishanth Menon2-2/+5
2016-04-25ARM: OMAP5/DRA7: Get rid of control_std_fuse_opp_vdd_mpu_2Nishanth Menon2-4/+2
2016-04-25Merge branch 'master' of git://www.denx.de/git/u-boot-imxTom Rini2-0/+156
2016-04-19Add initial support for Technexion's PICO-IMX6UL-EMMC boardFabio Estevam1-0/+5
2016-04-19imx: mx6: Fix procedure to switch the parent of LDB_DI_CLKAkshay Bhat1-0/+151
2016-04-18ARM: always perform per-CPU GIC initStephen Warren1-10/+0
2016-04-13Merge branch 'master' of git://www.denx.de/git/u-boot-imxTom Rini7-45/+93
2016-04-11arm: Replace v7_maint_dcache_all(ARMV7_DCACHE_INVAL_ALL) with asm codeHans de Goede2-96/+74
2016-04-11arm: Replace v7_maint_dcache_all(ARMV7_DCACHE_CLEAN_INVAL_ALL) with asm codeHans de Goede3-36/+91
2016-04-11ARM: allow CONFIG_GICV* not to be definedStephen Warren1-2/+2
2016-04-06armv8: LS2080A: Consolidate LS2080A and LS2085AYork Sun6-12/+39
2016-04-04ARM64: zynqmp: Select SYS_CONFIG_NAME via KconfigMichal Simek1-9/+6
2016-04-01sniper: Change vendor name from lge to lg, matching devicetree vendor prefixPaul Kocialkowski1-1/+1
2016-04-01sunxi: Move cpu independent code to mach directoryAlexander Graf21-4960/+1
2016-03-31sunxi: usb_phy: Add support for A83T USB PHYsChen-Yu Tsai1-2/+46
2016-03-31sunxi: Print soc-id from sram controller for sun8i boardsHans de Goede1-5/+19
2016-03-31sunxi: Add conditional magic sram poke for A33Hans de Goede1-4/+16
2016-03-29Merge branch 'master' of git://git.denx.de/u-boot-fsl-qoriqTom Rini1-2/+18
2016-03-29armv8: fsl-lsch3: Disable SMMU during secure bootSaksham Jain1-1/+17
2016-03-28armv8: fsl-layerscape: Skip reconfigure QSPI clock when booting from QSPIQianyu Gong1-1/+1
2016-03-27pxa: add support for D- and I- cachesVasily Khoruzhick3-0/+73
2016-03-27pxa: start.S: enable SRAM clockVasily Khoruzhick1-1/+9
2016-03-27arm: Add support for HYP mode and LPAE page tablesAlexander Graf1-0/+8
2016-03-27ARM: OMAP5/DRA7: Expose do_set_iodelayNishanth Menon1-2/+2
2016-03-27ARM: OMAP5/DRA7: Split iodelay functionality into sub stepsNishanth Menon1-14/+50
2016-03-27ARM: DRA72: sdram: Update sdram ext phy configuration for SR2.0Nishanth Menon1-1/+43
2016-03-27ARM: DRA7: hwdata: Update ioreg data for DRA72 SR2.0Nishanth Menon1-1/+15
2016-03-27ARM: DRA72x: Add support for detection of SR2.0Ravi Babu3-0/+7
2016-03-26imx: mx7d: move MX7D to Kconfig entryPeng Fan1-0/+1
2016-03-26imx: mx6sx: move MX6SX to Kconfig entryPeng Fan1-0/+2
2016-03-26arm: mx6: Add CCV xPress board supportStefan Roese1-0/+8
2016-03-26warp7: Add initial supportFabio Estevam1-0/+7
2016-03-25mx27: 16-bit wide watchdog registersLeonid Iziumtsev1-4/+4