aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7/omap5/hw_data.c
AgeCommit message (Expand)AuthorFilesLines
2016-11-21arm: Introduce arch/arm/mach-omap2 for OMAP2 derivative platformsTom Rini1-776/+0
2016-08-20ARM: OMAP5+: vcores: Drop unnecessary #ifndefsLokesh Vutla1-0/+2
2016-07-30ARM: dra7xx: Change DPLL_PER_HS13 divider valueLokesh Vutla1-1/+1
2016-06-12arm: dra7xx: Assign omap_vcores based on board typeKeerthy1-78/+0
2016-06-02ARM: DRA7: Consolidate voltage macros across different SoCsAnna, Suman1-10/+10
2016-06-02ARM: DRA7: Define common macros for efuse register offsetsAnna, Suman1-10/+10
2016-06-02dra7xx: Enable USB_PHY3 32KHz clockRoger Quadros1-2/+12
2016-06-02ARM: OMAP5+: Provide enable/disable_usb_clocks() for CONFIG_USB_XHCI_OMAPRoger Quadros1-1/+1
2016-04-25ARM: DRA7: Add ABB setup for all domainsNishanth Menon1-0/+6
2016-04-25ARM: OMAP5: Enable ABB configuration for MM voltage domainNishanth Menon1-0/+1
2016-04-25ARM: OMAP5/DRA7: Move ABB TXDONE mask to voltage structureNishanth Menon1-0/+3
2016-03-27ARM: DRA7: hwdata: Update ioreg data for DRA72 SR2.0Nishanth Menon1-1/+15
2016-03-27ARM: DRA72x: Add support for detection of SR2.0Ravi Babu1-0/+2
2015-08-28ARM: OMAP5/AM43xx: remove enabling USB clocks from enable_basic_clocks()Kishon Vijay Abraham I1-30/+0
2015-08-28ARM: OMAP5: Add functions to enable and disable USB clocksKishon Vijay Abraham I1-0/+97
2015-08-28ARM: DRA7: Enable clocks for USB OTGSS2 and USB PHY2Kishon Vijay Abraham I1-0/+16
2015-08-28ARM: DRA7: Add detection of ES2.0Nishanth Menon1-0/+2
2015-08-17ARM: OMAP5: Add functions to enable and disable EDMA3 clocksVignesh R1-0/+41
2015-06-19ARM: DRA7: Change configuration to prevent DDR reset control from EMIFNishanth Menon1-4/+4
2015-06-15ARM: BeagleBoard-x15: Enable i2c5 clocksLokesh Vutla1-0/+7
2015-06-12ARM: DRA7: Update DDR IO registersLokesh Vutla1-8/+8
2015-04-16ti: dwc3: Enable clocks in enable_basic_clocks() in hw_data.cKishon Vijay Abraham I1-2/+2
2015-04-14ARM: DRA7: Enable clocks for USB OTGSS and USB PHYKishon Vijay Abraham I1-0/+14
2015-01-29ARM: OMAP5: DRA7xx: Add support for power rail groupingLubomir Popov1-19/+24
2014-12-04arm: omap5: make hw_init_data weakFelipe Balbi1-1/+1
2014-12-04arm: omap5: tps659038: rename regulator definesFelipe Balbi1-5/+5
2014-09-04ARM: DRA72: DDR3: Add emif settings for 666MHz clockR Sricharan1-2/+37
2014-08-25ARM: DRA7: Enable software leveling for dra7Sricharan R1-1/+1
2014-05-23ARM: DRA72x: Update EMIF dataLokesh Vutla1-0/+1
2014-05-23ARM: DRA72x: clocks: Update the hwdataLokesh Vutla1-0/+7
2014-05-23ARM: DRA72x: volt: Update the pmic offsetsKeerthy1-0/+32
2014-01-24DRA7: Add support for ES1.1 silicon ID codeNishanth Menon1-0/+2
2014-01-24ARM: OMAP4/5: Remove dead code against CONFIG_SYS_CLOCKS_ENABLE_ALLJassi Brar1-88/+0
2013-12-12ARM: OMAP5: clocks: Update MPU settings for OPP_NOMLokesh Vutla1-12/+2
2013-12-12ARM: DRA7xx: Change clk divider settingLokesh Vutla1-5/+5
2013-12-04ARM: DRA: EMIF: Change DDR3 settings to use hw levelingSRICHARAN R1-3/+6
2013-10-07armv7: hw_data: change clock divider setting.Poddar, Sourav1-1/+1
2013-10-07omap5: add qspi supportMatt Porter1-0/+8
2013-07-26ARM: DRA7xx: Enable GMAC clock controlMugunthan V N1-1/+6
2013-07-26ARM: DRA7xx: Lock DPLL_GMACLokesh Vutla1-0/+11
2013-07-24Add GPL-2.0+ SPDX-License-Identifier to source filesWolfgang Denk1-17/+1
2013-07-02ARM: OMAP: GPIO: Fix valid range and enable usage of all GPIOs on OMAP5Axel Lin1-0/+2
2013-06-10ARM: DRA7xx: EMIF: Change settings required for EVM boardSricharan R1-4/+17
2013-06-10ARM: DRA7xx: clocks: Update PLL valuesLokesh Vutla1-34/+53
2013-06-10ARM: OMAP5: DRA7xx: support class 0 optimized voltagesNishanth Menon1-0/+10
2013-06-10ARM: DRA7xx: power Add support for tps659038 PMICLokesh Vutla1-1/+37
2013-06-10ARM: OMAP4+: pmic: Make generic bus init and write functionsLokesh Vutla1-0/+3
2013-06-10ARM: OMAP2+: Rename asm/arch/clocks.h asm/arch/clock.hLokesh Vutla1-1/+1
2013-06-10ARM: OMAP5: clocks: Do not enable sgx clocksSricharan R1-6/+0
2013-05-10ARM: OMAP4/5: Make OMAPx_SRAM_SCRATCH_ defines commonSRICHARAN R1-1/+1
generated by cgit v1.1 at 2024-07-14 06:35:28 +0000