aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2013-03-13ARM: tegra: enable some CPU errata workaroundsStephen Warren2-0/+12
2013-03-13ARM: implement some Cortex-A9 errata workaroundsStephen Warren2-0/+29
2013-03-12Refactor linker-generated arraysAlbert ARIBAUD177-351/+380
2013-03-12arm: make __bss_start and __bss_end__ compiler-generatedAlbert ARIBAUD9-32/+122
2013-03-12Remove linker lists (LGAs) from SPL linker scriptsAlbert ARIBAUD12-42/+164
2013-03-12arm: omap: map u_boot_lists section to .sramAlbert ARIBAUD1-1/+1
2013-03-12Merge branch 'u-boot-atmel/master' into 'u-boot-arm/master'Albert ARIBAUD11-62/+79
2013-03-12ARM: sam9x5: fix ethernet pins in MII modeJesse Gilles1-8/+8
2013-03-12ARM: at91sam9x5: Using CPU string directlyBo Shen2-13/+7
2013-03-12ARM: at91: change nand flash tableBo Shen5-40/+41
2013-03-12arm: at91/configs: add bootz to configurationNicolas Ferre6-0/+6
2013-03-12arm: at91/configs: add libfdt to configurationNicolas Ferre4-0/+8
2013-03-11Merge u-boot/master into u-boot-ti/masterTom Rini170-2275/+6801
2013-03-11arm: dra7xx: Add silicon id support for DRA752 socLokesh Vutla4-2/+14
2013-03-11arm: dra7xx: Add dra7xx_evm build supportLokesh Vutla4-236/+305
2013-03-11arm: dra7xx: Add board files for DRA7XX socsLokesh Vutla6-9/+548
2013-03-11arm: dra7xx: Add DDR related data for DRA752 ES1.0Lokesh Vutla5-6/+42
2013-03-11arm: dra7xx: Add control module changesLokesh Vutla3-2/+85
2013-03-11arm: dra7xx: clock: Add the dplls dataLokesh Vutla4-8/+94
2013-03-11arm: dra7xx: clock: Add the prcm changesLokesh Vutla6-8/+252
2013-03-11ARM: OMAP5: srcomp: enable slew rate compensation cells after powerupLokesh Vutla7-1/+152
2013-03-11ARM: OMAP5: Add DDR changes required for OMAP543X ES2.0 SOCsLokesh Vutla4-2/+94
2013-03-11ARM: OMAP4/5: clocks: Add the required OPP settings as per the latest addendumSRICHARAN R5-189/+254
2013-03-11ARM: OMAP5: clock: Add the prcm register changes required for ES2.0SRICHARAN R3-0/+292
2013-03-11ARM: OMAP5: Add silicon id support for ES2.0 revision.SRICHARAN R4-11/+21
2013-03-11ARM: OMAP5: Clean up iosettings codeLokesh Vutla4-44/+78
2013-03-11ARM: OMAP4+: Make control module register structure genericLokesh Vutla11-206/+269
2013-03-11ARM: OMAP4+: Cleanup emif specific filesLokesh Vutla4-85/+108
2013-03-11ARM: OMAP4+: Clean up the pmic codeSRICHARAN R13-260/+199
2013-03-11ARM: OMAP4+: Cleanup the clocks layerSRICHARAN R10-895/+869
2013-03-11ARM: OMAP4+: Change the PRCM structure prototype common for all SocsSRICHARAN R19-1205/+1312
2013-03-11ARM: OMAP4+: emif: Detect SDRAM from SDRAM config registerLokesh Vutla5-7/+28
2013-03-11cm_t35: prevent splashimage from being set to a bad valueNikita Kiryanov1-0/+2
2013-03-11lcd: implement a callback for splashimageNikita Kiryanov4-0/+71
2013-03-11am335x: cpsw: optimize cpsw_send to increase network performanceMugunthan V N1-2/+18
2013-03-11omap4_common: Enable CONFIG_CMD_BOOTZTom Rini1-1/+1
2013-03-11omap3_beagle: Enable CONFIG_CMD_BOOTZTom Rini1-1/+2
2013-03-11omap5_evm: Enable CONFIG_CMD_BOOTZTom Rini1-0/+1
2013-03-11am335x_evm: Enable CONFIG_CMD_BOOTZTom Rini1-0/+1
2013-03-11Allow AM33xx boards to setup GPMC chipselects.Mark Jackson1-0/+2
2013-03-11OMAP3: Initialize gpmc if SPL_ONENAND_SUPPORT is enabled.Enric Balletbo i Serra1-1/+1
2013-03-11SPL: ONENAND: Support SPL to boot u-boot from OneNAND.Enric Balletbo i Serra4-0/+56
2013-03-08SPL: ONENAND: Fix onenand_spl_load_image implementation.Enric Balletbo i Serra1-8/+6
2013-03-08SPL: ONENAND: Fix some ONENAND related defines.Enric Balletbo i Serra5-5/+5
2013-03-08cm-t35: add support for user defined lcd parametersNikita Kiryanov1-3/+211
2013-03-08cm-t35: add support for dvi displaysNikita Kiryanov4-0/+231
2013-03-08lcd: add option for board specific splash screen preparationNikita Kiryanov3-0/+24
2013-03-08omap3: allow dynamic selection of gfx_formatNikita Kiryanov5-3/+9
2013-03-08omap3: add useful dss definesNikita Kiryanov1-0/+30
2013-03-08omap_hsmmc: add driver check for write protectionNikita Kiryanov28-36/+47
generated by cgit v1.1 at 2024-08-04 06:48:34 +0000