aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2018-01-27net: sh_eth: Separate out MAC address programmingMarek Vasut1-6/+13
2018-01-27net: sh_eth: Split sh_eth_recvMarek Vasut1-27/+46
2018-01-27net: sh_eth: Pass sh_eth_dev aroundMarek Vasut1-5/+17
2018-01-27net: sh_eth: Unify CONFIG_R8A779[01234] as CONFIG_RCAR_GEN2Marek Vasut2-9/+4
2018-01-27net: ravb: staticize ravb_startMarek Vasut1-1/+1
2018-01-27pci: rmobile: Add RCar Gen2 PCIe controller driverMarek Vasut3-0/+274
2018-01-27gpio: rmobile: Add RCar Gen2 compatible stringMarek Vasut1-0/+1
2018-01-24pinctrl: rmobile: Import R8A7794 E2 PFC tablesMarek Vasut5-0/+5164
2018-01-24pinctrl: rmobile: Import R8A7792 V2H PFC tablesMarek Vasut5-0/+2819
2018-01-24pinctrl: rmobile: Import R8A7791/R8A7793 M2 PFC tablesMarek Vasut5-0/+6653
2018-01-24pinctrl: rmobile: Import R8A7790 H2 PFC tablesMarek Vasut5-1/+5745
2018-01-24clk: renesas: Import R8A7794 E2 clock tablesMarek Vasut3-0/+284
2018-01-24clk: renesas: Import R8A7792 V2H clock tablesMarek Vasut3-0/+257
2018-01-24clk: renesas: Import R8A7791/R8A7793 M2 clock tablesMarek Vasut3-0/+308
2018-01-24clk: renesas: Import R8A7790 H2 clock tablesMarek Vasut3-0/+303
2018-01-24clk: renesas: Add Gen2 clock coreMarek Vasut5-0/+339
2018-01-24clk: renesas: Add DIV6P1 clock typeMarek Vasut1-0/+6
2018-01-24clk: renesas: Split out code shared between Gen2 and Gen3Marek Vasut4-167/+203
2018-01-24clk: renesas: Make clock tables Kconfig configurableMarek Vasut2-5/+33
2018-01-24clk: renesas: Split SMSTPCR and RMSTPCR tablesMarek Vasut6-30/+57
2018-01-24clk: renesas: Pull Gen3 specific bits into separate headerMarek Vasut6-41/+64
2018-01-24clk: renesas: Make PLL configurations per-SoCMarek Vasut6-51/+178
2018-01-24clk: renesas: Make clk_ids per-driverMarek Vasut6-40/+143
2018-01-24clk: renesas: Split RCar Gen3 driverMarek Vasut7-903/+1052
2018-01-24serial: sh: Add support for R7S72100 (RZ/A1)Chris Brandt1-1/+2
2018-01-24serial: sh: Unify CONFIG_R8A779[01234] as CONFIG_RCAR_GEN2Marek Vasut1-9/+4
2018-01-24serial: sh: Replace fdtdec_get_addr() with devfdt_get_addr()Marek Vasut1-2/+2
2018-01-24ARM: rmobile: Convert CONFIG_R8A77xx to KconfigMarek Vasut20-15/+35
2018-01-24ARM: dts: rmobile: Factor out U-Boot extrasMarek Vasut21-25/+139
2018-01-24ARM: dts: rmobile: Update DTS to match Linux 4.14Marek Vasut12-51/+786
2018-01-23Merge git://git.denx.de/u-boot-fsl-qoriqTom Rini44-47/+835
2018-01-23armv8: ls1088a: Add IFC and eMMC as qixis boot sourcesAshish Kumar2-0/+6
2018-01-23fsl: common: qixis: Add ifc and emmc switching via qixisAshish Kumar1-0/+22
2018-01-23crypto/fsl: Fix HW accelerated hash commandsBreno Lima2-2/+25
2018-01-23ARM: dts: Freescale: re-license device tree files under GPLv2+/X11Pankaj Bansal25-39/+25
2018-01-23armv8: ls1088a: vid: Compiling VID specific functions for SPLRajesh Bhagat1-0/+4
2018-01-23ls1088a: Add VID support for QDS and RDB platformsRajesh Bhagat3-0/+150
2018-01-23common: board_f: vid: Add VID specific API to adjust core voltageRajesh Bhagat4-1/+17
2018-01-23ls1088a: ddr: configure DDR for 0.9v for VID supportRajesh Bhagat1-0/+21
2018-01-23ddr: fsl: set cdr1 first in case 0.9v VDD is enabled for some SoCsRajesh Bhagat1-1/+3
2018-01-23board: common: vid: Add support for LTC3882 voltage regulator chipRajesh Bhagat4-2/+115
2018-01-23Kconfig: Add LTC3882 voltage regulator configRajesh Bhagat1-0/+16
2018-01-23board: common: vid: Move IR chip specific code in flagRajesh Bhagat1-1/+18
2018-01-23board: common: vid: Add board specific vdd adjust APIRajesh Bhagat1-0/+13
2018-01-23board: common:vid: Add LS1088A VID Supported voltage valuesRajesh Bhagat1-0/+38
2018-01-23armv8: lsch3: Add serdes and DDR voltage setupRajesh Bhagat5-1/+362
2018-01-23Merge tag 'signed-efi-next' of git://github.com/agraf/u-bootTom Rini44-345/+3508
2018-01-22Revert "travis-ci: Add qemu-x86_64 target"Tom Rini1-7/+0
2018-01-22Convert CONFIG_SOC_DA8XX et al to KconfigAdam Ford10-31/+28
2018-01-22efi_selftest: reduce noise in test output for device treesHeinrich Schuchardt1-10/+13
generated by cgit v1.1 at 2024-08-09 16:46:00 +0000