diff options
| author | Francesco Dolcini <francesco.dolcini@toradex.com> | 2024-02-13 17:00:03 +0100 |
|---|---|---|
| committer | Tom Rini <trini@konsulko.com> | 2024-02-13 15:38:49 -0500 |
| commit | ea7d3eec1e6e6541db68bf48a1314410e06cd9de (patch) | |
| tree | 4a641d6853dd8dd7fd7586b6be8d67c418717204 /tools | |
| parent | e761035b64235db8930eb15d2703dc3f43e99224 (diff) | |
| download | u-boot-ea7d3eec1e6e6541db68bf48a1314410e06cd9de.zip u-boot-ea7d3eec1e6e6541db68bf48a1314410e06cd9de.tar.gz u-boot-ea7d3eec1e6e6541db68bf48a1314410e06cd9de.tar.bz2 | |
Revert "board: verdin-am62: set cpu core voltage depending on speed grade"WIP/2024-02-13-assorted-updates
This reverts commit d2099587d661c6ca2309256c0e04c06e26c8d34c.
According to TI changing the VDD_CORE while the SoC is running is not
allowed, the voltage must be set before the AM62 device reset is
released, revert this change therefore.
The correct solution would be to program the PMIC during manufactoring
according to the speed grade of the SoC.
Link: https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1318338/am623-booting-from-mmc-failed-after-lowering-vdd_core-to-0-75v/5036508#5036508
Fixes: d2099587d661 ("board: verdin-am62: set cpu core voltage depending on speed grade")
Signed-off-by: Francesco Dolcini <francesco.dolcini@toradex.com>
Diffstat (limited to 'tools')
0 files changed, 0 insertions, 0 deletions