aboutsummaryrefslogtreecommitdiff
path: root/include/configs/omapl138_lcdk.h
diff options
context:
space:
mode:
authorFabien Parent <fparent@baylibre.com>2016-12-05 19:15:21 +0100
committerTom Rini <trini@konsulko.com>2016-12-09 08:40:20 -0500
commit2b2cab24ac7de0df79ab48d31473dbc06ff3740a (patch)
tree417ac4794cc5844bfce8e52aca82bf5fa1f688f1 /include/configs/omapl138_lcdk.h
parentc0c10449cf10a08393dd4354c62632db01ac8297 (diff)
downloadu-boot-2b2cab24ac7de0df79ab48d31473dbc06ff3740a.zip
u-boot-2b2cab24ac7de0df79ab48d31473dbc06ff3740a.tar.gz
u-boot-2b2cab24ac7de0df79ab48d31473dbc06ff3740a.tar.bz2
davinci: omapl138_lcdk: fix bad NAND ECC config
The configuration used to error correction was not in line with what linux and the ROM code is using. Fix it by using the correct configuration. Now u-boot and the SPL are able to read correctly anything written by them. Signed-off-by: Fabien Parent <fparent@baylibre.com> Reviewed-by: Tom Rini <trini@konsulko.com>
Diffstat (limited to 'include/configs/omapl138_lcdk.h')
-rw-r--r--include/configs/omapl138_lcdk.h10
1 files changed, 5 insertions, 5 deletions
diff --git a/include/configs/omapl138_lcdk.h b/include/configs/omapl138_lcdk.h
index 27ced96..2725c45 100644
--- a/include/configs/omapl138_lcdk.h
+++ b/include/configs/omapl138_lcdk.h
@@ -173,6 +173,7 @@
#undef CONFIG_SYS_NAND_HW_ECC
#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
#define CONFIG_SYS_NAND_HW_ECC_OOBFIRST
+#define CONFIG_NAND_6BYTES_OOB_FREE_10BYTES_ECC
#define CONFIG_SYS_NAND_5_ADDR_CYCLE
#define CONFIG_SYS_NAND_PAGE_SIZE (2 << 10)
#define CONFIG_SYS_NAND_BLOCK_SIZE (128 << 10)
@@ -184,11 +185,10 @@
CONFIG_SYS_MALLOC_LEN - \
GENERATED_GBL_DATA_SIZE)
#define CONFIG_SYS_NAND_ECCPOS { \
- 24, 25, 26, 27, 28, \
- 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, \
- 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, \
- 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, \
- 59, 60, 61, 62, 63 }
+ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, \
+ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, \
+ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, \
+ 54, 55, 56, 57, 58, 59, 60, 61, 62, 63 }
#define CONFIG_SYS_NAND_PAGE_COUNT 64
#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
#define CONFIG_SYS_NAND_ECCSIZE 512