diff options
author | Tom Rini <trini@konsulko.com> | 2024-05-14 10:31:37 -0600 |
---|---|---|
committer | Tom Rini <trini@konsulko.com> | 2024-05-14 10:31:37 -0600 |
commit | fd979790de9e99e74c1603b1d978a975031ba782 (patch) | |
tree | 8bbb3ffd6026d969b7702c4e90237ad74d60c026 /dts/upstream/Bindings/clock/mediatek,mt7622-ssusbsys.yaml | |
parent | e7992828adcd5fad75bce9e6c41dfa9277ab93b0 (diff) | |
parent | b6aef0eaf94a12606a89ae381538fb684490b8ac (diff) | |
download | u-boot-fd979790de9e99e74c1603b1d978a975031ba782.zip u-boot-fd979790de9e99e74c1603b1d978a975031ba782.tar.gz u-boot-fd979790de9e99e74c1603b1d978a975031ba782.tar.bz2 |
Subtree merge tag 'v6.9-dts' of devicetree-rebasing repo [1] into dts/upstreamWIP/14May2024-next
[1] https://git.kernel.org/pub/scm/linux/kernel/git/devicetree/devicetree-rebasing.git/
Diffstat (limited to 'dts/upstream/Bindings/clock/mediatek,mt7622-ssusbsys.yaml')
-rw-r--r-- | dts/upstream/Bindings/clock/mediatek,mt7622-ssusbsys.yaml | 45 |
1 files changed, 45 insertions, 0 deletions
diff --git a/dts/upstream/Bindings/clock/mediatek,mt7622-ssusbsys.yaml b/dts/upstream/Bindings/clock/mediatek,mt7622-ssusbsys.yaml new file mode 100644 index 0000000..da93ecc --- /dev/null +++ b/dts/upstream/Bindings/clock/mediatek,mt7622-ssusbsys.yaml @@ -0,0 +1,45 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/mediatek,mt7622-ssusbsys.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek SSUSBSYS clock and reset controller + +description: + The MediaTek SSUSBSYS controller provides various clocks to the system. + +maintainers: + - Matthias Brugger <matthias.bgg@gmail.com> + +properties: + compatible: + enum: + - mediatek,mt7622-ssusbsys + - mediatek,mt7629-ssusbsys + + reg: + maxItems: 1 + + "#clock-cells": + const: 1 + description: The available clocks are defined in dt-bindings/clock/mt*-clk.h + + "#reset-cells": + const: 1 + +required: + - reg + - "#clock-cells" + - "#reset-cells" + +additionalProperties: false + +examples: + - | + clock-controller@1a000000 { + compatible = "mediatek,mt7622-ssusbsys"; + reg = <0x1a000000 0x1000>; + #clock-cells = <1>; + #reset-cells = <1>; + }; |