diff options
| author | Patrick Delaunay <patrick.delaunay@st.com> | 2019-04-10 14:09:24 +0200 |
|---|---|---|
| committer | Patrice Chotard <patrice.chotard@st.com> | 2019-05-23 11:38:10 +0200 |
| commit | 067a4c001d8e3023b4dee95451410e127eb83715 (patch) | |
| tree | 99e95efb904c1a1cbd477ef522f3f2b1ca9f1f9d /drivers | |
| parent | c60fed14f64ac82721ef9afc6ac47e0379538900 (diff) | |
| download | u-boot-067a4c001d8e3023b4dee95451410e127eb83715.zip u-boot-067a4c001d8e3023b4dee95451410e127eb83715.tar.gz u-boot-067a4c001d8e3023b4dee95451410e127eb83715.tar.bz2 | |
ARM: dts: stm32mp1: DDR config v1.44
Update DDR configuration with the latest update:
- PUBL_regs: DXnGCR[0]= according to ddr_width to disable Byte
lane 2/3 in 16bit
- fix LPDDR2/3 timing_calc to step RL/WL in relaxed
timings mode
- remove LPDDR3 RL3 (optional) support vs MR0[7]
because MR0[7] can't be read instead always apply
worse RL/WL for LPDDR3 when freq < 166MHz)
- change MR3 to 48ohm drive for LPDDR2/3
- change default ZPROG[7:4] = 0x1 for LPDDR2/3 ,
'0' is not allowed even when ODT not used
- use DQSTRN for LPDDR2/3 (it was not set in PIR)
- LPDDR3: set dqsge/dwsgx gate extension to 2,2
like LPDDR2
-DDRCTRL.dfitmg0:
+ for LPDDR3 tphy_wrlat = WL (as LPDDR2)
+ improvement for relaxed mode vs RL/Wl at corner case.
For example @533MHz RL/WL (relaxed) = 9/5 for LPDDR2/3
and correction to MR2 accordingly
- DDR_PCFGQOS1_1: port1 timeout relaxed from 0x00 to 0x40,
for LTDC.
- DDR_PCFGWQOS0_0: change vpr level from
11 to 12 in order to include the CPU on
the variable priority queue.
- DDR_SCHED: fix to consider 13 levels (13 levels - 1 = 0xC)
Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com>
Diffstat (limited to 'drivers')
0 files changed, 0 insertions, 0 deletions