diff options
author | Tom Rini <trini@konsulko.com> | 2022-05-25 09:50:08 -0400 |
---|---|---|
committer | Tom Rini <trini@konsulko.com> | 2022-05-25 09:50:08 -0400 |
commit | 661f5400754750df4104b6466942c8b62897340d (patch) | |
tree | 5ccaa46280decbe9696b58344eaedf2b2893e3cc /drivers | |
parent | 7e0edcadb09d55d5319fdc862041fd1b874476f5 (diff) | |
parent | 594f692f491f0def6c4b6543e158a7f367b35dcc (diff) | |
download | u-boot-661f5400754750df4104b6466942c8b62897340d.zip u-boot-661f5400754750df4104b6466942c8b62897340d.tar.gz u-boot-661f5400754750df4104b6466942c8b62897340d.tar.bz2 |
Merge tag 'xilinx-for-v2022.07-rc4' of https://source.denx.de/u-boot/custodians/u-boot-microblazeWIP/25May2022
Xilinx changes for v2022.07-rc4
zynqmp:
- Fix DP PLL configuration for zcu102/zcu106 and SOM
- Fix split mode for starting R5s
- DT fixes
- Remove firmware node for mini configurations
- Wire TEE for multi DTB fit image
xilinx:
- Handle board_get_usable_ram_top(0) properly
phy:
- Extend psgtr timeout
mmc:
- Fix mini configuration which misses zynqmp_pm_is_function_supported()
Diffstat (limited to 'drivers')
-rw-r--r-- | drivers/mmc/zynq_sdhci.c | 5 | ||||
-rw-r--r-- | drivers/phy/phy-zynqmp.c | 2 | ||||
-rw-r--r-- | drivers/soc/soc_xilinx_versal.c | 2 | ||||
-rw-r--r-- | drivers/soc/soc_xilinx_zynqmp.c | 2 |
4 files changed, 8 insertions, 3 deletions
diff --git a/drivers/mmc/zynq_sdhci.c b/drivers/mmc/zynq_sdhci.c index a59d96c..e978b67 100644 --- a/drivers/mmc/zynq_sdhci.c +++ b/drivers/mmc/zynq_sdhci.c @@ -79,6 +79,11 @@ __weak int xilinx_pm_request(u32 api_id, u32 arg0, u32 arg1, u32 arg2, return 0; } +__weak int zynqmp_pm_is_function_supported(const u32 api_id, const u32 id) +{ + return 1; +} + #if defined(CONFIG_ARCH_ZYNQMP) || defined(CONFIG_ARCH_VERSAL) /* Default settings for ZynqMP Clock Phases */ static const u32 zynqmp_iclk_phases[] = {0, 63, 63, 0, 63, 0, diff --git a/drivers/phy/phy-zynqmp.c b/drivers/phy/phy-zynqmp.c index 08c1b6e..d1288bb 100644 --- a/drivers/phy/phy-zynqmp.c +++ b/drivers/phy/phy-zynqmp.c @@ -168,7 +168,7 @@ enum { }; /* Timeout values */ -#define TIMEOUT_US 1000 +#define TIMEOUT_US 10000 #define IOU_SLCR_GEM_CLK_CTRL 0x308 #define GEM_CTRL_GEM_SGMII_MODE BIT(2) diff --git a/drivers/soc/soc_xilinx_versal.c b/drivers/soc/soc_xilinx_versal.c index f8bcd9a..3d8c25c 100644 --- a/drivers/soc/soc_xilinx_versal.c +++ b/drivers/soc/soc_xilinx_versal.c @@ -45,7 +45,7 @@ static const struct soc_ops soc_xilinx_versal_ops = { static int soc_xilinx_versal_probe(struct udevice *dev) { struct soc_xilinx_versal_priv *priv = dev_get_priv(dev); - u32 ret_payload[4]; + u32 ret_payload[PAYLOAD_ARG_CNT]; int ret; priv->family = versal_family; diff --git a/drivers/soc/soc_xilinx_zynqmp.c b/drivers/soc/soc_xilinx_zynqmp.c index 7d33ce2..a71115b 100644 --- a/drivers/soc/soc_xilinx_zynqmp.c +++ b/drivers/soc/soc_xilinx_zynqmp.c @@ -49,7 +49,7 @@ static const struct soc_ops soc_xilinx_zynqmp_ops = { static int soc_xilinx_zynqmp_probe(struct udevice *dev) { struct soc_xilinx_zynqmp_priv *priv = dev_get_priv(dev); - u32 ret_payload[4]; + u32 ret_payload[PAYLOAD_ARG_CNT]; int ret; priv->family = zynqmp_family; |