diff options
| author | David Wu <david.wu@rock-chips.com> | 2017-09-20 14:28:18 +0800 |
|---|---|---|
| committer | Philipp Tomsich <philipp.tomsich@theobroma-systems.com> | 2017-10-01 00:33:29 +0200 |
| commit | 2e4ce50d1aca35d13944f48a7e15d0b63e86eb38 (patch) | |
| tree | 1aca6576b715876b47853f4aab24c0f353464676 /drivers/clk/rockchip/clk_rk3328.c | |
| parent | ae3ed042ed31d1acbdd56938b45bd6c5076bebe3 (diff) | |
| download | u-boot-2e4ce50d1aca35d13944f48a7e15d0b63e86eb38.zip u-boot-2e4ce50d1aca35d13944f48a7e15d0b63e86eb38.tar.gz u-boot-2e4ce50d1aca35d13944f48a7e15d0b63e86eb38.tar.bz2 | |
rockchip: clk: Add rv1108 SARADC clock support
The clk_saradc is dividing from the 24M, clk_saradc=24MHz/(saradc_div_con+1).
SARADC integer divider control register is 10-bits width.
Signed-off-by: David Wu <david.wu@rock-chips.com>
Acked-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
Diffstat (limited to 'drivers/clk/rockchip/clk_rk3328.c')
0 files changed, 0 insertions, 0 deletions