aboutsummaryrefslogtreecommitdiff
path: root/configs
diff options
context:
space:
mode:
authorBin Meng <bmeng.cn@gmail.com>2021-07-28 18:28:57 +0800
committerBin Meng <bmeng.cn@gmail.com>2021-08-02 15:11:40 +0800
commit5672d044a49593e3c7d53a81748b36f5f0bb4bb7 (patch)
tree2d5d2cc84bfa3ad57cc02de6dd67bf54211073c1 /configs
parent4dc82797585d87b61ec7b11bf54f8d302532cd55 (diff)
downloadu-boot-5672d044a49593e3c7d53a81748b36f5f0bb4bb7.zip
u-boot-5672d044a49593e3c7d53a81748b36f5f0bb4bb7.tar.gz
u-boot-5672d044a49593e3c7d53a81748b36f5f0bb4bb7.tar.bz2
x86: crownbay: Disable CONFIG_SPI_FLASH_SMART_HWCAPS
Since commit 71025f013ccb ("mtd: spi-nor-core: Rework hwcaps selection") SPI flash on Intel Crown Bay board does not work anymore. Disable CONFIG_SPI_FLASH_SMART_HWCAPS until a proper fix is made to the spi-nor core. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'configs')
-rw-r--r--configs/crownbay_defconfig1
1 files changed, 1 insertions, 0 deletions
diff --git a/configs/crownbay_defconfig b/configs/crownbay_defconfig
index 0258f31..e6dd414 100644
--- a/configs/crownbay_defconfig
+++ b/configs/crownbay_defconfig
@@ -46,6 +46,7 @@ CONFIG_TFTP_TSIZE=y
CONFIG_REGMAP=y
CONFIG_SYSCON=y
CONFIG_CPU=y
+# CONFIG_SPI_FLASH_SMART_HWCAPS is not set
CONFIG_E1000=y
CONFIG_SOUND=y
CONFIG_SOUND_I8254=y