diff options
| author | Tom Rini <trini@konsulko.com> | 2023-02-17 09:58:06 -0500 |
|---|---|---|
| committer | Tom Rini <trini@konsulko.com> | 2023-02-17 09:58:06 -0500 |
| commit | fcb5117da8876fc5b2bf941528301218d1be7b1c (patch) | |
| tree | 5f8229da0d0585f66a7cac857002889616a021cc /configs/evb-rk3328_defconfig | |
| parent | 0aa9470fdf8386c18ade43506d5541a515318b76 (diff) | |
| download | u-boot-fcb5117da8876fc5b2bf941528301218d1be7b1c.zip u-boot-fcb5117da8876fc5b2bf941528301218d1be7b1c.tar.gz u-boot-fcb5117da8876fc5b2bf941528301218d1be7b1c.tar.bz2 | |
configs: Resync with savedefconfig
Rsync all defconfig files using moveconfig.py
Signed-off-by: Tom Rini <trini@konsulko.com>
Diffstat (limited to 'configs/evb-rk3328_defconfig')
| -rw-r--r-- | configs/evb-rk3328_defconfig | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/configs/evb-rk3328_defconfig b/configs/evb-rk3328_defconfig index 8a6d19a..7a14ffb 100644 --- a/configs/evb-rk3328_defconfig +++ b/configs/evb-rk3328_defconfig @@ -4,6 +4,8 @@ CONFIG_COUNTER_FREQUENCY=24000000 CONFIG_ARCH_ROCKCHIP=y CONFIG_TEXT_BASE=0x00200000 CONFIG_NR_DRAM_BANKS=1 +CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y +CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x300000 CONFIG_ENV_OFFSET=0x3F8000 CONFIG_DEFAULT_DEVICE_TREE="rk3328-evb" CONFIG_ROCKCHIP_RK3328=y @@ -12,14 +14,13 @@ CONFIG_TPL_LIBCOMMON_SUPPORT=y CONFIG_TPL_LIBGENERIC_SUPPORT=y CONFIG_SPL_DRIVERS_MISC=y CONFIG_SPL_STACK_R_ADDR=0x4000000 +CONFIG_SPL_STACK=0x400000 +CONFIG_TPL_SYS_MALLOC_F_LEN=0x800 CONFIG_SPL_SYS_MALLOC_F_LEN=0x4000 CONFIG_DEBUG_UART_BASE=0xFF130000 CONFIG_DEBUG_UART_CLOCK=24000000 CONFIG_SYS_LOAD_ADDR=0x800800 CONFIG_DEBUG_UART=y -CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y -CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x300000 -CONFIG_TPL_SYS_MALLOC_F_LEN=0x800 # CONFIG_ANDROID_BOOT_IMAGE is not set CONFIG_FIT=y CONFIG_FIT_VERBOSE=y @@ -34,7 +35,6 @@ CONFIG_SPL_BSS_START_ADDR=0x2000000 CONFIG_SPL_BSS_MAX_SIZE=0x2000 # CONFIG_SPL_RAW_IMAGE_SUPPORT is not set # CONFIG_SPL_SHARES_INIT_SP_ADDR is not set -CONFIG_SPL_STACK=0x400000 CONFIG_SPL_STACK_R=y CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x10000 CONFIG_SPL_ATF=y |