aboutsummaryrefslogtreecommitdiff
path: root/configs/chromebook_bob_defconfig
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2021-08-08 12:20:14 -0600
committerTom Rini <trini@konsulko.com>2021-09-04 12:26:02 -0400
commitea2ca7e17ecfaeef010f8f60d05599da0fd6a519 (patch)
tree96dbcf16f91903248fa0357714c704095f23721d /configs/chromebook_bob_defconfig
parent52510486c59bf3a2dd91d636045af73da562a90b (diff)
downloadu-boot-ea2ca7e17ecfaeef010f8f60d05599da0fd6a519.zip
u-boot-ea2ca7e17ecfaeef010f8f60d05599da0fd6a519.tar.gz
u-boot-ea2ca7e17ecfaeef010f8f60d05599da0fd6a519.tar.bz2
spi: Rename SPI_SUPPORT to SPI
Rename these options so that CONFIG_IS_ENABLED can be used with them. Signed-off-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'configs/chromebook_bob_defconfig')
-rw-r--r--configs/chromebook_bob_defconfig2
1 files changed, 1 insertions, 1 deletions
diff --git a/configs/chromebook_bob_defconfig b/configs/chromebook_bob_defconfig
index a4a5134..fe938c6 100644
--- a/configs/chromebook_bob_defconfig
+++ b/configs/chromebook_bob_defconfig
@@ -14,7 +14,7 @@ CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x4000
CONFIG_DEBUG_UART_BASE=0xff1a0000
CONFIG_DEBUG_UART_CLOCK=24000000
CONFIG_SPL_SPI_FLASH_SUPPORT=y
-CONFIG_SPL_SPI_SUPPORT=y
+CONFIG_SPL_SPI=y
CONFIG_DEBUG_UART=y
CONFIG_SYS_LOAD_ADDR=0x800800
CONFIG_DEFAULT_FDT_FILE="rockchip/rk3399-gru-bob.dtb"