aboutsummaryrefslogtreecommitdiff
path: root/common
diff options
context:
space:
mode:
authorTien Fong Chee <tien.fong.chee@intel.com>2019-05-07 17:42:25 +0800
committerMarek Vasut <marex@denx.de>2019-05-10 22:48:10 +0200
commitf78b505f81334bb7a49d5807e007790d336340c4 (patch)
tree659f5c280b9f2ee07032b5333df76fa36d6049b1 /common
parent5c2ae96b60ade14ea1f4afeb50e2a3de56493bcc (diff)
downloadu-boot-f78b505f81334bb7a49d5807e007790d336340c4.zip
u-boot-f78b505f81334bb7a49d5807e007790d336340c4.tar.gz
u-boot-f78b505f81334bb7a49d5807e007790d336340c4.tar.bz2
ARM: socfpga: Add default FPGA bitstream fitImage for Arria10 SoCDK
Add default fitImage file bundling FPGA bitstreams for Arria10. Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
Diffstat (limited to 'common')
0 files changed, 0 insertions, 0 deletions