aboutsummaryrefslogtreecommitdiff
path: root/board/phytec/pcl063/MAINTAINERS
diff options
context:
space:
mode:
authorParthiban Nallathambi <parthitce@gmail.com>2019-04-10 16:35:32 +0200
committerStefano Babic <sbabic@denx.de>2019-06-11 10:42:48 +0200
commitd2d1191843e4265a1228a2f2b319f9cd31854de2 (patch)
tree52888bed76f733a23bca33be63a02e7829a6c720 /board/phytec/pcl063/MAINTAINERS
parenta2cd5240d6ffcaabc7259f852277c0fb96470b27 (diff)
downloadu-boot-d2d1191843e4265a1228a2f2b319f9cd31854de2.zip
u-boot-d2d1191843e4265a1228a2f2b319f9cd31854de2.tar.gz
u-boot-d2d1191843e4265a1228a2f2b319f9cd31854de2.tar.bz2
imx: Extend PCL063 support for phyCORE-i.MX6ULL SOM
Extend PHYTEC phyBOARD-i.MX6UL for phyCORE-i.MX6UL SoM (PCL063) with eMMC on SoM. CPU: Freescale i.MX6ULL rev1.0 792 MHz (running at 396 MHz) CPU: Industrial temperature grade (-40C to 105C) at 38C Reset cause: POR Model: Phytec phyBOARD-i.MX6ULL-Segin SBC Board: PHYTEC phyCORE-i.MX6ULL DRAM: 256 MiB MMC: FSL_SDHC: 0, FSL_SDHC: 1 In: serial@02020000 Out: serial@02020000 Err: serial@02020000 Net: FEC0 Working: - Eth0 - i2C - MMC/SD - eMMC - UART (1 & 5) - USB (host & otg) Signed-off-by: Parthiban Nallathambi <parthitce@gmail.com>
Diffstat (limited to 'board/phytec/pcl063/MAINTAINERS')
-rw-r--r--board/phytec/pcl063/MAINTAINERS5
1 files changed, 5 insertions, 0 deletions
diff --git a/board/phytec/pcl063/MAINTAINERS b/board/phytec/pcl063/MAINTAINERS
index 037f243..710b968 100644
--- a/board/phytec/pcl063/MAINTAINERS
+++ b/board/phytec/pcl063/MAINTAINERS
@@ -1,9 +1,14 @@
PCL063 BOARD
M: Martyn Welch <martyn.welch@collabora.com>
+M: Parthiban Nallathambi <parthitce@gmail.com>
S: Maintained
F: arch/arm/dts/imx6ul-pcl063.dtsi
F: arch/arm/dts/imx6ul-phycore-segin.dts
+F: arch/arm/dts/imx6ull-phycore-segin.dts
+F: arch/arm/dts/pcl063-common.dtsi
F: arch/arm/dts/imx6ull-u-boot.dtsi
F: board/phytec/pcl063/
F: configs/phycore_pcl063_defconfig
+F: configs/phycore_pcl063_ull_defconfig
F: include/configs/pcl063.h
+F: include/configs/pcl063_ull.h