diff options
author | Tom Rini <trini@konsulko.com> | 2023-07-19 07:59:34 -0400 |
---|---|---|
committer | Tom Rini <trini@konsulko.com> | 2023-07-19 07:59:34 -0400 |
commit | 5dcfc99b2b17fa1497adea47a50bf7c7a6ba5709 (patch) | |
tree | 1aa4938c73f78354cbd1ba18a195dc62ac2111e4 /board/freescale | |
parent | 6f1b951500707e46f2920c0034856ada018aabcb (diff) | |
parent | 6d249769c5249774ea0e6b218279d9415108da35 (diff) | |
download | u-boot-5dcfc99b2b17fa1497adea47a50bf7c7a6ba5709.zip u-boot-5dcfc99b2b17fa1497adea47a50bf7c7a6ba5709.tar.gz u-boot-5dcfc99b2b17fa1497adea47a50bf7c7a6ba5709.tar.bz2 |
Merge tag 'fsl-qoriq-2023-7-13' of https://source.denx.de/u-boot/custodians/u-boot-fsl-qoriqWIP/19Jul2023
Enable DM_SERIAL for T2080RDB, T4240RDB, T1042D4RDB, T1024RDB
Diffstat (limited to 'board/freescale')
-rw-r--r-- | board/freescale/t102xrdb/t102xrdb.c | 12 | ||||
-rw-r--r-- | board/freescale/t104xrdb/t104xrdb.c | 12 | ||||
-rw-r--r-- | board/freescale/t208xrdb/t208xrdb.c | 13 | ||||
-rw-r--r-- | board/freescale/t4rdb/t4240rdb.c | 11 |
4 files changed, 46 insertions, 2 deletions
diff --git a/board/freescale/t102xrdb/t102xrdb.c b/board/freescale/t102xrdb/t102xrdb.c index baa5961..73f9d3a 100644 --- a/board/freescale/t102xrdb/t102xrdb.c +++ b/board/freescale/t102xrdb/t102xrdb.c @@ -1,7 +1,7 @@ // SPDX-License-Identifier: GPL-2.0+ /* * Copyright 2014 Freescale Semiconductor, Inc. - * Copyright 2020 NXP + * Copyright 2020-2023 NXP */ #include <common.h> @@ -20,6 +20,7 @@ #include <asm/fsl_law.h> #include <asm/fsl_serdes.h> #include <asm/fsl_liodn.h> +#include <clock_legacy.h> #include <fm_eth.h> #include "t102xrdb.h" #ifdef CONFIG_TARGET_T1024RDB @@ -45,6 +46,13 @@ enum { }; #endif +#if CONFIG_IS_ENABLED(DM_SERIAL) +int get_serial_clock(void) +{ + return get_bus_freq(0) / 2; +} +#endif + int checkboard(void) { struct cpu_type *cpu = gd->arch.cpu; @@ -159,6 +167,8 @@ int board_early_init_r(void) board_mux_lane(); #endif + pci_init(); + return 0; } diff --git a/board/freescale/t104xrdb/t104xrdb.c b/board/freescale/t104xrdb/t104xrdb.c index 8cec712..b308049 100644 --- a/board/freescale/t104xrdb/t104xrdb.c +++ b/board/freescale/t104xrdb/t104xrdb.c @@ -1,6 +1,7 @@ // SPDX-License-Identifier: GPL-2.0+ /* * Copyright 2013 Freescale Semiconductor, Inc. + * Copyright 2023 NXP */ #include <common.h> @@ -22,6 +23,7 @@ #include <asm/fsl_law.h> #include <asm/fsl_serdes.h> #include <asm/fsl_liodn.h> +#include <clock_legacy.h> #include <fm_eth.h> #include "../common/sleep.h" #include "t104xrdb.h" @@ -29,6 +31,13 @@ DECLARE_GLOBAL_DATA_PTR; +#if CONFIG_IS_ENABLED(DM_SERIAL) +int get_serial_clock(void) +{ + return get_bus_freq(0) / 2; +} +#endif + int checkboard(void) { struct cpu_type *cpu = gd->arch.cpu; @@ -88,6 +97,9 @@ int board_early_init_r(void) MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G, 0, flash_esel, BOOKE_PAGESZ_256M, 1); #endif + + pci_init(); + return 0; } diff --git a/board/freescale/t208xrdb/t208xrdb.c b/board/freescale/t208xrdb/t208xrdb.c index 04cb313..e33e5d0 100644 --- a/board/freescale/t208xrdb/t208xrdb.c +++ b/board/freescale/t208xrdb/t208xrdb.c @@ -1,7 +1,7 @@ // SPDX-License-Identifier: GPL-2.0+ /* * Copyright 2009-2013 Freescale Semiconductor, Inc. - * Copyright 2021 NXP + * Copyright 2021-2023 NXP */ #include <common.h> @@ -20,6 +20,7 @@ #include <asm/fsl_law.h> #include <asm/fsl_serdes.h> #include <asm/fsl_liodn.h> +#include <clock_legacy.h> #include <fm_eth.h> #include "t208xrdb.h" #include "cpld.h" @@ -42,6 +43,13 @@ u8 get_hw_revision(void) } } +#if CONFIG_IS_ENABLED(DM_SERIAL) +int get_serial_clock(void) +{ + return get_bus_freq(0) / 2; +} +#endif + int checkboard(void) { struct cpu_type *cpu = gd->arch.cpu; @@ -106,6 +114,9 @@ int board_early_init_r(void) */ if (adjust_vdd(0)) printf("Warning: Adjusting core voltage failed.\n"); + + pci_init(); + return 0; } diff --git a/board/freescale/t4rdb/t4240rdb.c b/board/freescale/t4rdb/t4240rdb.c index 0bd0ba9..ab71776 100644 --- a/board/freescale/t4rdb/t4240rdb.c +++ b/board/freescale/t4rdb/t4240rdb.c @@ -1,6 +1,7 @@ // SPDX-License-Identifier: GPL-2.0+ /* * Copyright 2014 Freescale Semiconductor, Inc. + * Copyright 2023 NXP */ #include <common.h> @@ -20,6 +21,7 @@ #include <asm/fsl_law.h> #include <asm/fsl_serdes.h> #include <asm/fsl_liodn.h> +#include <clock_legacy.h> #include <fm_eth.h> #include "t4rdb.h" @@ -28,6 +30,13 @@ DECLARE_GLOBAL_DATA_PTR; +#if CONFIG_IS_ENABLED(DM_SERIAL) +int get_serial_clock(void) +{ + return get_bus_freq(0) / 2; +} +#endif + int checkboard(void) { struct cpu_type *cpu = gd->arch.cpu; @@ -86,6 +95,8 @@ int board_early_init_r(void) if (adjust_vdd(0)) printf("Warning: Adjusting core voltage failed.\n"); + pci_init(); + return 0; } |