diff options
| author | Peng Fan <Peng.Fan@freescale.com> | 2015-05-20 10:28:48 +0800 |
|---|---|---|
| committer | Stefano Babic <sbabic@denx.de> | 2015-05-26 14:14:49 +0200 |
| commit | ab87fc6bbd80f4e702e7dde102b1c74f0f4678b3 (patch) | |
| tree | 0790b0a014580d7cdb7e7fc8ab713a199a7733d8 /arch | |
| parent | 48dbc74ea53396e39b3f59ec1a0049444610f3dd (diff) | |
| download | u-boot-ab87fc6bbd80f4e702e7dde102b1c74f0f4678b3.zip u-boot-ab87fc6bbd80f4e702e7dde102b1c74f0f4678b3.tar.gz u-boot-ab87fc6bbd80f4e702e7dde102b1c74f0f4678b3.tar.bz2 | |
imx: dma: correct MXS_DMA_ALIGNMENT
We should not hardcode MXS_DMA_ALIGNMENT to 32, since we can not guarantee
that socs' cache line size is 32 bytes.
If on chips whose cache line size is 64 bytes, error occurs:
"
NAND: ERROR: v7_dcache_inval_range - start address is not aligned - 0xbdf1d1a0
ERROR: v7_dcache_inval_range - stop address is not aligned - 0xbdf1f4a0
ERROR: v7_dcache_inval_range - start address is not aligned - 0xbdf1d1a0
"
Align MXS_DMA_ALIGNMENT with ARCH_DMA_MINALIGN whose value is same to
CONFIG_SYS_CACHELINE_SIZE if CONFIG_SYS_CACHELINE_SIZE defined.
Signed-off-by: Peng Fan <Peng.Fan@freescale.com>
Acked-by: Marek Vasut <marex@denx.de>
Diffstat (limited to 'arch')
| -rw-r--r-- | arch/arm/include/asm/imx-common/dma.h | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/include/asm/imx-common/dma.h b/arch/arm/include/asm/imx-common/dma.h index d5c1f7f..7d421b3 100644 --- a/arch/arm/include/asm/imx-common/dma.h +++ b/arch/arm/include/asm/imx-common/dma.h @@ -22,7 +22,7 @@ #define DMA_PIO_WORDS CONFIG_ARCH_DMA_PIO_WORDS #endif -#define MXS_DMA_ALIGNMENT 32 +#define MXS_DMA_ALIGNMENT ARCH_DMA_MINALIGN /* * MXS DMA channels |