aboutsummaryrefslogtreecommitdiff
path: root/arch
diff options
context:
space:
mode:
authorNishanth Menon <nm@ti.com>2024-02-20 12:39:50 -0600
committerTom Rini <trini@konsulko.com>2024-03-04 11:49:24 -0500
commit5c550d96ebd302803e898c6eb789130baa5bdc47 (patch)
tree67d045caae7891547e1deb054dc74057a24686f3 /arch
parentfced84b4f1c52ba111bd5a914a885620c8dd4e73 (diff)
downloadu-boot-5c550d96ebd302803e898c6eb789130baa5bdc47.zip
u-boot-5c550d96ebd302803e898c6eb789130baa5bdc47.tar.gz
u-boot-5c550d96ebd302803e898c6eb789130baa5bdc47.tar.bz2
arm: mach-k3: am62: Add Debounce configuration register definitions
Add the Debounce configuration registers that need to be configured one time for the platform for the entire SoC. Signed-off-by: Nishanth Menon <nm@ti.com>
Diffstat (limited to 'arch')
-rw-r--r--arch/arm/mach-k3/include/mach/am62_hardware.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/arch/arm/mach-k3/include/mach/am62_hardware.h b/arch/arm/mach-k3/include/mach/am62_hardware.h
index 54380f3..4cf7778 100644
--- a/arch/arm/mach-k3/include/mach/am62_hardware.h
+++ b/arch/arm/mach-k3/include/mach/am62_hardware.h
@@ -75,6 +75,9 @@
#define CTRLMMR_MCU_RST_CTRL (MCU_CTRL_MMR0_BASE + 0x18170)
+/* Debounce register configuration */
+#define CTRLMMR_DBOUNCE_CFG(index) (MCU_CTRL_MMR0_BASE + 0x4080 + (index * 4))
+
#define ROM_EXTENDED_BOOT_DATA_INFO 0x43c3f1e0
#define TI_SRAM_SCRATCH_BOARD_EEPROM_START 0x43c30000