aboutsummaryrefslogtreecommitdiff
path: root/arch/x86/dts
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2021-01-13 20:29:53 -0700
committerBin Meng <bmeng.cn@gmail.com>2021-02-01 15:11:41 +0800
commit0751cda5745efcff1a4bfc70c42bab380901b0b8 (patch)
treecc6af5f9b42d0f6f37b4e9fef586bc8187dc2234 /arch/x86/dts
parent9edf20f15649cda83214b3b6dc90ca9acff45abb (diff)
downloadu-boot-0751cda5745efcff1a4bfc70c42bab380901b0b8.zip
u-boot-0751cda5745efcff1a4bfc70c42bab380901b0b8.tar.gz
u-boot-0751cda5745efcff1a4bfc70c42bab380901b0b8.tar.bz2
x86: coral: Add a devicetree node for eMMC
Add a node for this so we can indicate that it is does not require any ACPI code. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Jaehoon Chung <jh80.chung@samsung.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Diffstat (limited to 'arch/x86/dts')
-rw-r--r--arch/x86/dts/chromebook_coral.dts6
1 files changed, 6 insertions, 0 deletions
diff --git a/arch/x86/dts/chromebook_coral.dts b/arch/x86/dts/chromebook_coral.dts
index 9319123..2ffe3b4 100644
--- a/arch/x86/dts/chromebook_coral.dts
+++ b/arch/x86/dts/chromebook_coral.dts
@@ -575,6 +575,12 @@
acpi,name = "SDCD";
};
+ emmc: emmc@1c,0 {
+ reg = <0x0000e000 0 0 0 0>;
+ compatible = "intel,apl-emmc";
+ non-removable;
+ };
+
pch: pch@1f,0 {
reg = <0x0000f800 0 0 0 0>;
compatible = "intel,apl-pch";