diff options
| author | Bin Meng <bmeng.cn@gmail.com> | 2017-08-15 22:41:58 -0700 |
|---|---|---|
| committer | Bin Meng <bmeng.cn@gmail.com> | 2017-09-16 14:57:44 +0800 |
| commit | de9ac9a1b9c0899d05d582917330092d577d5ebe (patch) | |
| tree | b290700167bcb6395540951993d8f08e3dce64c9 /arch/x86/cpu/Makefile | |
| parent | b3fd2126dc8114d648b1e769b9fa621e3537bf48 (diff) | |
| download | u-boot-de9ac9a1b9c0899d05d582917330092d577d5ebe.zip u-boot-de9ac9a1b9c0899d05d582917330092d577d5ebe.tar.gz u-boot-de9ac9a1b9c0899d05d582917330092d577d5ebe.tar.bz2 | |
x86: Add Intel Braswell SoC support
This adds initial Intel Braswell SoC support. It uses Intel FSP
to initialize the chipset.
Similar to its predecessor BayTrail, there are some work to do to
enable the legacy UART integrated in the Braswell SoC.
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'arch/x86/cpu/Makefile')
| -rw-r--r-- | arch/x86/cpu/Makefile | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/x86/cpu/Makefile b/arch/x86/cpu/Makefile index 999429e..94cdff1 100644 --- a/arch/x86/cpu/Makefile +++ b/arch/x86/cpu/Makefile @@ -27,6 +27,7 @@ endif obj-y += intel_common/ obj-$(CONFIG_INTEL_BAYTRAIL) += baytrail/ +obj-$(CONFIG_INTEL_BRASWELL) += braswell/ obj-$(CONFIG_INTEL_BROADWELL) += broadwell/ obj-$(CONFIG_SYS_COREBOOT) += coreboot/ obj-$(CONFIG_EFI_APP) += efi/ |