diff options
| author | Yanhong Wang <yanhong.wang@starfivetech.com> | 2023-03-29 11:42:22 +0800 |
|---|---|---|
| committer | Leo Yu-Chi Liang <ycliang@andestech.com> | 2023-04-20 20:45:07 +0800 |
| commit | c04dfc7ac12ce1f7d95ef1fab811cee477954f08 (patch) | |
| tree | 277924f09827476cd73375a4c63e69d41f9d8786 /arch/riscv/dts | |
| parent | 9087a6ae79e24ecbb98e3376fe4ef42705f9dd0c (diff) | |
| download | u-boot-c04dfc7ac12ce1f7d95ef1fab811cee477954f08.zip u-boot-c04dfc7ac12ce1f7d95ef1fab811cee477954f08.tar.gz u-boot-c04dfc7ac12ce1f7d95ef1fab811cee477954f08.tar.bz2 | |
riscv: dts: jh7110: Add initial u-boot device tree
Add initial u-boot device tree for the JH7110 RISC-V SoC.
Signed-off-by: Yanhong Wang <yanhong.wang@starfivetech.com>
Tested-by: Conor Dooley <conor.dooley@microchip.com>
Diffstat (limited to 'arch/riscv/dts')
| -rw-r--r-- | arch/riscv/dts/jh7110-u-boot.dtsi | 99 |
1 files changed, 99 insertions, 0 deletions
diff --git a/arch/riscv/dts/jh7110-u-boot.dtsi b/arch/riscv/dts/jh7110-u-boot.dtsi new file mode 100644 index 0000000..c221195 --- /dev/null +++ b/arch/riscv/dts/jh7110-u-boot.dtsi @@ -0,0 +1,99 @@ +// SPDX-License-Identifier: GPL-2.0 OR MIT +/* + * Copyright (C) 2022 StarFive Technology Co., Ltd. + */ + +#include <dt-bindings/reset/starfive,jh7110-crg.h> + +/ { + cpus: cpus { + bootph-pre-ram; + + S7_0: cpu@0 { + bootph-pre-ram; + status = "okay"; + cpu0_intc: interrupt-controller { + bootph-pre-ram; + }; + }; + + U74_1: cpu@1 { + bootph-pre-ram; + cpu1_intc: interrupt-controller { + bootph-pre-ram; + }; + }; + + U74_2: cpu@2 { + bootph-pre-ram; + cpu2_intc: interrupt-controller { + bootph-pre-ram; + }; + }; + + U74_3: cpu@3 { + bootph-pre-ram; + cpu3_intc: interrupt-controller { + bootph-pre-ram; + }; + }; + + U74_4: cpu@4 { + bootph-pre-ram; + cpu4_intc: interrupt-controller { + bootph-pre-ram; + }; + }; + }; + + soc { + bootph-pre-ram; + + clint: timer@2000000 { + bootph-pre-ram; + }; + + dmc: dmc@15700000 { + bootph-pre-ram; + compatible = "starfive,jh7110-dmc"; + reg = <0x0 0x15700000 0x0 0x10000>, + <0x0 0x13000000 0x0 0x10000>; + resets = <&syscrg JH7110_SYSRST_DDR_AXI>, + <&syscrg JH7110_SYSRST_DDR_OSC>, + <&syscrg JH7110_SYSRST_DDR_APB>; + reset-names = "axi", "osc", "apb"; + clocks = <&syscrg JH7110_SYSCLK_PLL1_OUT>; + clock-names = "pll1_out"; + clock-frequency = <2133>; + }; + }; +}; + +&osc { + bootph-pre-ram; +}; + +&gmac0_rmii_refin { + bootph-pre-ram; +}; + +&aoncrg { + bootph-pre-ram; +}; + +&syscrg { + bootph-pre-ram; + starfive,sys-syscon = <&sys_syscon>; +}; + +&stgcrg { + bootph-pre-ram; +}; + +&sys_syscon { + bootph-pre-ram; +}; + +&S7_0 { + status = "okay"; +}; |