diff options
author | Raviteja Narayanam <raviteja.narayanam@xilinx.com> | 2021-04-01 07:14:10 -0600 |
---|---|---|
committer | Michal Simek <michal.simek@xilinx.com> | 2021-05-19 09:44:50 +0200 |
commit | 486f25c72757dc5453ba4478861128146977561f (patch) | |
tree | 46976ded32d7db332aa56d8c8c9e7838a5161aa0 /arch/arm/dts/zynqmp-zcu208-revA.dts | |
parent | 000b8623251eaf78e3c4458dff8c17319252b682 (diff) | |
download | u-boot-486f25c72757dc5453ba4478861128146977561f.zip u-boot-486f25c72757dc5453ba4478861128146977561f.tar.gz u-boot-486f25c72757dc5453ba4478861128146977561f.tar.bz2 |
arm64: zynqmp: Add 'i2c-mux-idle-disconnect' property
I2C muxes that have the slave devices with same address are
falling into the below problem.
VCK190 system controller (SC) - zynqmp-e-a2197-00-revA.dts
I2C1 (0xff030000) -> Mux1 (@0x74) -> Channel 3 -> 0x50
I2C1 (0xff030000) -> Mux2 (@0x75) -> Channel 0 -> 0x50
1. SC accesses I2C1 - Mux1 (0x74) - Channel 3 and then
2. SC accesses I2C1 - Mux2 (0x75) - Channel 0.
Now it results in 2 slave devices with same address (0x50)
on the I2C bus, making the communication un-reliable.
When ' i2c-mux-idle-disconnect' is in DT, after '1', the Mux
channel output is disconnected, making none of the channels
available to the I2C1. So, there is no question of having the
same addressed slave (0x50) present on the bus when we are doing '2'.
Same pattern is seen in below two boards also.
ZCU208 - zynqmp-zcu208-revA.dts
ZCU216 - zynqmp-zcu216-revA.dts
Signed-off-by: Raviteja Narayanam <raviteja.narayanam@xilinx.com>
Diffstat (limited to 'arch/arm/dts/zynqmp-zcu208-revA.dts')
-rw-r--r-- | arch/arm/dts/zynqmp-zcu208-revA.dts | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/arch/arm/dts/zynqmp-zcu208-revA.dts b/arch/arm/dts/zynqmp-zcu208-revA.dts index 0e114cd..c243010 100644 --- a/arch/arm/dts/zynqmp-zcu208-revA.dts +++ b/arch/arm/dts/zynqmp-zcu208-revA.dts @@ -388,6 +388,7 @@ #address-cells = <1>; #size-cells = <0>; reg = <0x74>; + i2c-mux-idle-disconnect; /* FIXME reset-gpios = <&tca6416_u15 SYSCTLR_IIC_MUX0_RESET_B GPIO_ACTIVE_HIGH>; */ i2c_eeprom: i2c@0 { #address-cells = <1>; @@ -504,6 +505,7 @@ #address-cells = <1>; #size-cells = <0>; reg = <0x75>; + i2c-mux-idle-disconnect; /* FIXME reset-gpios = <&tca6416_u15 SYSCTLR_IIC_MUX0_RESET_B GPIO_ACTIVE_HIGH>; */ i2c@0 { #address-cells = <1>; |