aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv8/fsl-layerscape/soc.c
diff options
context:
space:
mode:
authorLaurentiu Tudor <laurentiu.tudor@nxp.com>2018-08-27 17:33:59 +0300
committerYork Sun <york.sun@nxp.com>2018-09-27 08:58:15 -0700
commitdc29a4c1773f7cebacb91dd076bc4293eb065d48 (patch)
tree45b16fb02acf1b674b8feeb1cced01181ee72f1e /arch/arm/cpu/armv8/fsl-layerscape/soc.c
parent21310793566471758afb24ffb2ad9590f5773670 (diff)
downloadu-boot-dc29a4c1773f7cebacb91dd076bc4293eb065d48.zip
u-boot-dc29a4c1773f7cebacb91dd076bc4293eb065d48.tar.gz
u-boot-dc29a4c1773f7cebacb91dd076bc4293eb065d48.tar.bz2
armv8: ls1043a: add icid setup support
Reuse the existing ICID setup code done for LS1046A smmu enablement and add the equivalent setup for LS1043A chips. Signed-off-by: Laurentiu Tudor <laurentiu.tudor@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
Diffstat (limited to 'arch/arm/cpu/armv8/fsl-layerscape/soc.c')
-rw-r--r--arch/arm/cpu/armv8/fsl-layerscape/soc.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/cpu/armv8/fsl-layerscape/soc.c b/arch/arm/cpu/armv8/fsl-layerscape/soc.c
index 3f15cb0..54fb074 100644
--- a/arch/arm/cpu/armv8/fsl-layerscape/soc.c
+++ b/arch/arm/cpu/armv8/fsl-layerscape/soc.c
@@ -634,7 +634,7 @@ void fsl_lsch2_early_init_f(void)
erratum_a008997();
erratum_a009007();
-#ifdef CONFIG_ARCH_LS1046A
+#if defined(CONFIG_ARCH_LS1043A) || defined(CONFIG_ARCH_LS1046A)
set_icids();
#endif
}