aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7/cache_v7.c
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2016-06-19 19:43:01 -0600
committerTom Rini <trini@konsulko.com>2016-07-14 18:33:09 -0400
commit397b5697ad242408979a00dda14138aa1439f52b (patch)
treece92deb6c96587ecf024b22a77aeb6ff8771fa9e /arch/arm/cpu/armv7/cache_v7.c
parentba169d981f80517f057bf635df7e3dab203b9cea (diff)
downloadu-boot-397b5697ad242408979a00dda14138aa1439f52b.zip
u-boot-397b5697ad242408979a00dda14138aa1439f52b.tar.gz
u-boot-397b5697ad242408979a00dda14138aa1439f52b.tar.bz2
arm: Move check_cache_range() into a common place
This code is common, so move it into a common file. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Marek Vasut <marex@denx.de>
Diffstat (limited to 'arch/arm/cpu/armv7/cache_v7.c')
-rw-r--r--arch/arm/cpu/armv7/cache_v7.c17
1 files changed, 0 insertions, 17 deletions
diff --git a/arch/arm/cpu/armv7/cache_v7.c b/arch/arm/cpu/armv7/cache_v7.c
index 24fe0c5..2b63120 100644
--- a/arch/arm/cpu/armv7/cache_v7.c
+++ b/arch/arm/cpu/armv7/cache_v7.c
@@ -19,23 +19,6 @@
void v7_flush_dcache_all(void);
void v7_invalidate_dcache_all(void);
-static int check_cache_range(unsigned long start, unsigned long stop)
-{
- int ok = 1;
-
- if (start & (CONFIG_SYS_CACHELINE_SIZE - 1))
- ok = 0;
-
- if (stop & (CONFIG_SYS_CACHELINE_SIZE - 1))
- ok = 0;
-
- if (!ok)
- debug("CACHE: Misaligned operation at range [%08lx, %08lx]\n",
- start, stop);
-
- return ok;
-}
-
static u32 get_ccsidr(void)
{
u32 ccsidr;